

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	75264
Total RAM Bits	516096
Number of I/O	341
Number of Gates	3000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agle3000v5-fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# I/Os Per Package 1

IGLOOe Devices	AGL	E600	AGLE3000					
ARM-Enabled IGLOOe Devices			M1AGLE3000					
	I/O Types							
Package	Single-Ended I/O <sup>1</sup>	Differential I/O Pairs	Single-Ended I/O <sup>1</sup>	Differential I/O Pairs				
FG256	165	79	_	_				
FG484	270	135	341	168				
FG896	-	_	620 310					

#### Notes:

- 1. When considering migrating your design to a lower- or higher-density device, refer to the IGLOOe FPGA Fabric User's Guide to ensure compliance with design and board migration requirements.
- 2. Each used differential I/O pair reduces the number of single-ended I/Os available by two.
- 3. For AGLE3000 devices, the usage of certain I/O standards is limited as follows:
  - SSTL3(I) and (II): up to 40 I/Os per north or south bank
  - LVPECL / GTL+ 3.3 V / GTL 3.3 V: up to 48 I/Os per north or south bank
  - SSTL2(I) and (II) / GTL+ 2.5 V/ GTL 2.5 V: up to 72 I/Os per north or south bank
- 4. FG256 and FG484 are footprint-compatible packages.
- When using voltage-referenced I/O standards, one I/O pin should be assigned as a voltage-referenced pin (VREF) per minibank (group of I/Os).
- 6. When the Flash\*Freeze pin is used to directly enable Flash\*Freeze mode and not as a regular I/O, the number of single-ended user I/Os available is reduced by one.
- 7. "G" indicates RoHS-compliant packages. Refer to "IGLOOe Ordering Information" on page III for the location of the "G" in the part number.

# **IGLOOe FPGAs Package Sizes Dimensions**

Package	FG256	FG484	FG896
Length × Width (mm × mm)	17 × 17	23 × 23	31 × 31
Nominal Area (mm2)	289	529	961
Pitch (mm)	1	1	1
Height (mm)	1.6	2.23	2.23

# **IGLOOe Device Status**

IGLOOe Devices	Status	M1 IGLOOe Devices	Status
AGLE600	Production		
AGLE3000	Production	M1AGLE3000	Production

II Revision 13



# **Table of Contents**

IGLOOe Device Family Overview General Description	1-1
IGLOOe DC and Switching Characteristics	0.4
General Specifications	
Calculating Power Dissipation	
User I/O Characteristics	
VersaTile Characteristics	
Clock Conditioning Circuits	
Embedded FlashROM Characteristics	
JTAG 1532 Characteristics	
JTAG 1932 Characteristics	2-109
Pin Descriptions and Packaging	
Supply Pins	3-1
User-Defined Supply Pins	
User Pins	
JTAG Pins	3-4
Special Function Pins	3-5
Packaging	3-5
Related Documents	3-6
Package Pin Assignments	
FG256	4-1
FG484	
FG896	
Datasheet Information	
List of Changes	5-1
Datasheet Categories	5-8
Safety Critical, Life Support, and High-Reliability Applications Policy	5-8

Revision 13



## Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, Flash-based IGLOOe devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The IGLOOe family device architecture mitigates the need for ASIC migration at higher user volumes. This makes the IGLOOe family a cost-effective ASIC replacement solution, especially for applications in the consumer, networking/communications, computing, and avionics markets.

# Firm-Error Immunity

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of IGLOOe flash-based FPGAs. Once it is programmed, the flash cell configuration element of IGLOOe FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

## Advanced Flash Technology

The IGLOOe family offers many benefits, including nonvolatility and reprogrammability, through an advanced flash-based, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

IGLOOe family FPGAs utilize design and process techniques to minimize power consumption in all modes of operation.

### Advanced Architecture

The proprietary IGLOOe architecture provides granularity comparable to standard-cell ASICs. The IGLOOe device consists of five distinct and programmable architectural features (Figure 1-1 on page 4):

- Flash\*Freeze technology
- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory
- Extensive CCCs and PLLs
- Pro I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the IGLOOe core tile as either a three-input lookup table (LUT) equivalent or a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi ProASIC® family of third-generation-architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.



# Power per I/O Pin

Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings

	VCCI (V)	Static Power PDC6 (mW) <sup>1</sup>	Dynamic Power PAC9 (µW/MHz) <sup>2</sup>
Single-Ended		•	•
3.3 V LVTTL/LVCMOS	3.3	_	16.34
3.3 V LVTTL/LVCMOS – Schmitt trigger	3.3	_	24.49
3.3 V LVCMOS Wide Range 3	3.3	-	16.34
3.3 V LVCMOS Wide Range – Schmitt trigger <sup>3</sup>	3.3	_	24.49
2.5 V LVCMOS	2.5	_	4.71
2.5 V LVCMOS	2.5	_	6.13
1.8 V LVCMOS	1.8	_	1.66
1.8 V LVCMOS – Schmitt trigger	1.8	_	1.78
1.5 V LVCMOS (JESD8-11)	1.5	_	1.01
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5	_	0.97
1.2 V LVCMOS <sup>4</sup>	1.2	_	0.60
1.2 V LVCMOS – Schmitt trigger <sup>4</sup>	1.2	_	0.53
1.2 V LVCMOS Wide Range 4	1.2	_	0.60
1.2 V LVCMOS Wide Range – Schmitt trigger 4	1.2	_	0.53
3.3 V PCI	3.3	_	17.76
3.3 V PCI – Schmitt trigger	3.3	_	19.10
3.3 V PCI-X	3.3	-	17.76
3.3 V PCI-X – Schmitt trigger	3.3	-	19.10
Voltage-Referenced			
3.3 V GTL	3.3	2.90	7.14
2.5 V GTL	2.5	2.13	3.54
3.3 V GTL+	3.3	2.81	2.91
2.5 V GTL+	2.5	2.57	2.61
HSTL (I)	1.5	0.17	0.79
HSTL (II)	1.5	0.17	.079
SSTL2 (I)	2.5	1.38	3.26
SSTL2 (II)	2.5	1.38	3.26
SSTL3 (I)	3.3	3.21	7.97
SSTL3 (II)	3.3	3.21	7.97
Differential			
LVDS	2.5	2.26	0.89
LVPECL	3.3	5.71	1.94

### Notes:

- 1. PDC6 is the static power (where applicable) measured on VCCI.
- 2. PAC9 is the total dynamic power measured on VCCI.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.
- 4. Applicable for IGLOOe V2 devices only.






Figure 2-5 • Output Buffer Model and Delays (example)

2-18 Revision 13



Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels (continued)
Applicable to Commercial and Industrial Conditions

		Equivalent			VIL	VIH		VOL	VOH	IOL <sup>1</sup>	IOH <sup>1</sup>
I/O Standard	Drive Strength	Software Default Drive Strength <sup>2</sup>	Slew Rate		Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
HSTL (II)	15 mA <sup>5</sup>	15 mA <sup>5</sup>	High	-0.3	VREF - 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4	15	15
SSTL2 (I)	15 mA	15 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.54	VCCI - 0.62	15	15
SSTL2 (II)	18 mA	18 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.35	VCCI - 0.43	18	18
SSTL3 (I)	14 mA	14 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.7	VCCI - 1.1	14	14
SSTL3 (II)	21 mA	21 mA	High	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.5	VCCI - 0.9	21	21

### Notes:

- 1. Currents are measured at 85°C junction temperature.
- 2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 µA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-12 specification.
- 4. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
- 5. Output drive strength is below JEDEC specification.
- 6. Output Slew Rates can be extracted from IBIS Models, http://www.microsemi.com/soc/download/ibis/default.aspx.

Table 2-28 • I/O Output Buffer Maximum Resistances<sup>1</sup> (continued)

Standard	Drive Strength	R <sub>PULL-DOWN</sub> (Ω) <sup>2</sup>	R <sub>PULL-UP</sub> (Ω) <sup>3</sup>
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75
3.3 V GTL	20 mA <sup>5</sup>	11	-
2.5 V GTL	20 mA <sup>5</sup>	14	-
3.3 V GTL+	35 mA	12	-
2.5 V GTL+	33 mA	15	-
HSTL (I)	8 mA	50	50
HSTL (II)	15 mA	25	25
SSTL2 (I)	15 mA	27	31
SSTL2 (II)	18 mA	13	15
SSTL3 (I)	14 mA	44	69
SSTL3 (II)	21 mA	18	32

### Notes:

- These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at http://www.microsemi.com/soc/techdocs/models/ibis.html.
- 2.  $R_{(PULL-DOWN-MAX)} = (VOLspec) / IOLspec$
- 3.  $R_{(PULL-UP-MAX)} = (VCCImax VOHspec) / IOHspec$
- 4. Applicable to IGLOOe V2 devices operating in the 1.2 V core range ONLY.
- 5. Output drive strength is below JEDEC specification.

Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances
Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R( <sub>(WEAK</sub>	PULL-UP) <sup>1</sup> Ω)	$R_{(WEAK\;PULL\text{-}DOWN)}^2 \ (\Omega)$				
VCCI	Minimum	Maximum	Minimum	Maximum			
3.3 V	10 k	45 k	10 k	45 k			
3.3 V (wide range I/Os)	10 k	45 k	10 k	45 k			
2.5 V	11 k	55 k	12 k	74 k			
1.8 V	18 k	70 k	17 k	110 k			
1.5 V	19 k	90 k	19 k	140 k			
1.2 V	25 k	110 k	25 k	150 k			
1.2 V (wide range I/Os)	19 k	110 k	19 k	150 k			

### Notes:

- 1.  $R_{(WEAK\ PULL\ -UP\ -MAX)} = (VCCImax VOHspec) / I_{(WEAK\ PULL\ -UP\ -MIN)}$
- 2.  $R_{(WEAK\ PULL-DOWN-MAX)} = (VOLspec) / I_{(WEAK\ PULL-DOWN-MIN)}$

### **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-42 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>.I</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zh</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
100 μΑ	4 mA	Std.	0.97	7.26	0.18	1.42	1.84	0.66	7.28	5.78	3.18	2.93	10.88	9.38	ns
100 μΑ	8 mA	Std.	0.97	5.94	0.18	1.42	1.84	0.66	5.96	4.96	3.59	3.69	9.56	8.56	ns
100 μΑ	12 mA	Std.	0.97	5.00	0.18	1.42	1.84	0.66	5.02	4.34	3.86	4.16	8.62	7.94	ns
100 μΑ	16 mA	Std.	0.97	4.73	0.18	1.42	1.84	0.66	4.75	4.21	3.92	4.29	8.35	7.81	ns
100 μΑ	24 mA	Std.	0.97	4.59	0.18	1.42	1.84	0.66	4.61	4.23	3.99	4.78	8.21	7.82	ns

### Notes:

Table 2-43 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zh</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
100 μΑ	4 mA	Std.	0.97	4.10	0.18	1.42	1.84	0.66	4.12	3.17	3.18	3.11	7.71	6.77	ns
100 μΑ	8 mA	Std.	0.97	3.37	0.18	1.42	1.84	0.66	3.39	2.57	3.59	3.87	6.99	6.16	ns
100 μΑ	12 mA	Std.	0.97	2.96	0.18	1.42	1.84	0.66	2.98	2.28	3.86	4.36	6.58	5.87	ns
100 μΑ	16 mA	Std.	0.97	2.90	0.18	1.42	1.84	0.66	2.92	2.22	3.93	4.49	6.51	5.82	ns
100 μΑ	24 mA	Std.	0.97	2.92	0.18	1.42	1.84	0.66	2.94	2.15	4.00	4.99	6.54	5.75	ns

### Notes:

- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

2-36 Revision 13

<sup>1.</sup> The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

<sup>1.</sup> The minimum drive strength for any or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

### 1.2 V DC Core Voltage

### Table 2-141 • AGLE600 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

Parameter	Description		Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		2.22	2.67	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		2.32	2.93	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width HIGH for Global Clock		1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width LOW for Global Clock		1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.61	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

Table 2-142 • AGLE3000 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

			Std.	
Parameter	Description	Min.	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	2.83	3.27	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	3.00	3.61	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width HIGH for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width LOW for Global Clock 1.65		ns	
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.61	ns

### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

2-90 Revision 13



Table 2-148 • RAM512X18 Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address Setup Time	1.53	ns
t <sub>AH</sub>	Address Hold Time	0.29	ns
t <sub>ENS</sub>	REN, WEN Setup Time	1.36	ns
t <sub>ENH</sub>	REN, WEN Hold Time	0.15	ns
t <sub>DS</sub>	Input Data (WD) Setup Time	1.33	ns
t <sub>DH</sub>	Input Data (WD) Hold Time	0.66	ns
t <sub>CKQ1</sub>	Clock High to New Data Valid on RD (output retained)	7.88	ns
t <sub>CKQ2</sub>	Clock High to New Data Valid on RD (pipelined)	3.20	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge		ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	1.04	ns
t <sub>RSTBQ</sub>	RESET Low to Data Out Low on RD (flow-through)	3.86	ns
	RESET Low to Data Out Low on RD (pipelined)	3.86	ns
t <sub>REMRSTB</sub>	RESET Removal	1.12	ns
t <sub>RECRSTB</sub>	RESET Recovery		ns
t <sub>MPWRSTB</sub>	RESET Minimum Pulse Width		ns
t <sub>CYC</sub>	Clock Cycle Time	10.90	ns
F <sub>MAX</sub>	Maximum Frequency	92	MHz

### Notes:

<sup>1.</sup> For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

<sup>2.</sup> For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



# 3 - Pin Descriptions and Packaging

# **Supply Pins**

### GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

### GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

### VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOOe V5 devices, and 1.2 V or 1.5 V for IGLOOe V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For IGLOOe V2 devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

### VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on IGLOOe devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

### VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

### VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V, depending on the device.

- · 1.5 V for IGLOOe devices
- 1.2 V or 1.5 V for IGLOOe V2 devices

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section in the "Clock Conditioning Circuits in Low Power Flash FPGAs and Mixed Signal FPGAs" chapter in the *IGLOOe FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on IGLOOe devices.



# **User Pins**

### O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- · Weak pull-up is programmed

### GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *IGLOOe FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the I/O Structure section of the IGLOOe FPGA Fabric User's Guide for an explanation of the naming of global pins.

### FF Flash\*Freeze Mode Activation Pin

Flash\*Freeze mode is available on IGLOOe devices. The FF pin is a dedicated input pin used to enter and exit Flash\*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash\*Freeze mode is not used in the design, the FF pin is available as a regular I/O. The FF pin can be configured as a Schmitt trigger input.

When Flash\*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash\*Freeze mode. While in Flash\*Freeze mode, the Flash\*Freeze pin should be constantly asserted.

The Flash\*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash\*Freeze mode and normal operation mode. No user intervention is required.



### Pin Descriptions and Packaging

Table 3-1 shows the Flash\*Freeze pin location on the available packages. The Flash\*Freeze pin location is independent of device (except for a PQ208 package), allowing migration to larger or smaller IGLOO devices while maintaining the same pin location on the board. Refer to the "Flash\*Freeze Technology and Low Power Modes" chapter of the IGLOOe FPGA Fabric User's Guide for more information on I/O states during Flash\*Freeze mode.

Table 3-1 • Flash\*Freeze Pin Locations for IGLOOe Devices

Package	Flash*Freeze Pin
FG256	Т3
FG484	W6
FG896	AH4

# **JTAG Pins**

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

### TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements. Refer to Table 3-2 for more information.

Table 3-2 • Recommended Tie-Off Values for the TCK and TRST Pins

VJTAG	Tie-Off Resistance 1,2
VJTAG at 3.3 V	200 Ω to 1 kΩ
VJTAG at 2.5 V	200 Ω to 1 kΩ
VJTAG at 1.8 V	500 Ω to 1 kΩ
VJTAG at 1.5 V	500 Ω to 1 kΩ

### Notes:

- 1. The TCK pin can be pulled-up or pulled-down.
- 2. The TRST pin is pulled-down.
- 3. Equivalent parallel resistance if more than one device is on the JTAG chain

3-4 Revision 13



# **Related Documents**

# **User's Guides**

IGLOOe FPGA Fabric User's Guide
http://www.microsemi.com/soc/documents/IGLOOe UG.pdf

# **Packaging Documents**

The following documents provide packaging information and device selection for low power flash devices.

## **Product Catalog**

http://www.microsemi.com/soc/documents/ProdCat PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

# Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials: http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

3-6 Revision 13



# Package Pin Assignments

FG484		FG484		FG484		
Pin Number	AGLE600 Function	Pin Number	AGLE600 Function	Pin Number	AGLE600 Function	
A1	GND	AA14	NC	B5	IO03PDB0V0	
A2	GND	AA15	NC	B6	IO07NDB0V1	
A3	VCCIB0	AA16	IO71NDB4V0	B7	IO07PDB0V1	
A4	IO06NDB0V1	AA17	IO71PDB4V0	B8	IO11NDB0V1	
A5	IO06PDB0V1	AA18	NC	B9	IO17NDB0V2	
A6	IO08NDB0V1	AA19	NC	B10	IO14PDB0V2	
A7	IO08PDB0V1	AA20	NC	B11	IO19PDB0V2	
A8	IO11PDB0V1	AA21	VCCIB3	B12	IO22NDB1V0	
A9	IO17PDB0V2	AA22	GND	B13	IO26NDB1V0	
A10	IO18NDB0V2	AB1	GND	B14	NC	
A11	IO18PDB0V2	AB2	GND	B15	NC	
A12	IO22PDB1V0	AB3	VCCIB5	B16	IO30NDB1V1	
A13	IO26PDB1V0	AB4	IO97NDB5V2	B17	IO30PDB1V1	
A14	IO29NDB1V1	AB5	IO97PDB5V2	B18	IO32PDB1V1	
A15	IO29PDB1V1	AB6	IO93NDB5V1	B19	NC	
A16	IO31NDB1V1	AB7	IO93PDB5V1	B20	NC	
A17	IO31PDB1V1	AB8	IO87NDB5V0	B21	VCCIB2	
A18	IO32NDB1V1	AB9	IO87PDB5V0	B22	GND	
A19	NC	AB10	NC	C1	VCCIB7	
A20	VCCIB1	AB11	NC	C2	NC	
A21	GND	AB12	IO75NDB4V1	C3	NC	
A22	GND	AB13	IO75PDB4V1	C4	NC	
AA1	GND	AB14	IO72NDB4V0	C5	GND	
AA2	VCCIB6	AB15	IO72PDB4V0	C6	IO04NDB0V0	
AA3	NC	AB16	IO73NDB4V0	C7	IO04PDB0V0	
AA4	IO98PDB5V2	AB17	IO73PDB4V0	C8	VCC	
AA5	IO96NDB5V2	AB18	NC	C9	VCC	
AA6	IO96PDB5V2	AB19	NC	C10	IO14NDB0V2	
AA7	IO86NDB5V0	AB20	VCCIB4	C11	IO19NDB0V2	
AA8	IO86PDB5V0	AB21	GND	C12	NC	
AA9	IO85PDB5V0	AB22	GND	C13	NC	
AA10	IO85NDB5V0	B1	GND	C14	VCC	
AA11	IO78PPB4V1	B2	VCCIB7	C15	VCC	
AA12	IO79NDB4V1	В3	NC	C16	NC	
AA13	IO79PDB4V1	B4	IO03NDB0V0	C17	NC	

4-6 Revision 13



FG484		
Pin Number	AGLE600 Function	
N8	VCCIB6	
N9	VCC	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	VCC	
N15	VCCIB3	
N16	IO54NPB3V0	
N17	IO57NPB3V0	
N18	IO55NPB3V0	
N19	IO57PPB3V0	
N20	NC	
N21	IO56NDB3V0	
N22	IO58PDB3V0	
P1	NC	
P2	IO111PDB6V1	
P3	IO115NPB6V1	
P4	IO113NPB6V1	
P5	IO109PPB6V0	
P6	IO108PDB6V0	
P7	IO108NDB6V0	
P8	VCCIB6	
P9	GND	
P10	VCC	
P11	VCC	
P12	VCC	
P13	VCC	
P14	GND	
P15	VCCIB3	
P16	GDB0/IO66NPB3V1	
P17	IO60NDB3V1	
P18	IO60PDB3V1	
P19	IO61PDB3V1	
P20	NC	

FG484		
Pin Number	AGLE600 Function	
P21	IO59PDB3V0	
P22	IO58NDB3V0	
R1	NC	
R2	IO110PDB6V0	
R3	VCC	
R4	IO109NPB6V0	
R5	IO106NDB6V0	
R6	IO106PDB6V0	
R7	GEC0/IO104NPB6V0	
R8	VMV5	
R9	VCCIB5	
R10	VCCIB5	
R11	IO84NDB5V0	
R12	IO84PDB5V0	
R13	VCCIB4	
R14	VCCIB4	
R15	VMV3	
R16	VCCPLD	
R17	GDB1/IO66PPB3V1	
R18	GDC1/IO65PDB3V1	
R19	IO61NDB3V1	
R20	VCC	
R21	IO59NDB3V0	
R22	IO62PDB3V1	
T1	NC	
T2	IO110NDB6V0	
Т3	NC	
T4	IO105PDB6V0	
T5	IO105NDB6V0	
Т6	GEC1/IO104PPB6V0	
T7	VCOMPLE	
Т8	GNDQ	
Т9	GEA2/IO101PPB5V2	
T10	IO92NDB5V1	
T11	IO90NDB5V1	

	FG484	
Pin Number	AGLE600 Function	
T12	IO82NDB5V0	
T13	IO74NDB4V1	
T14	IO74PDB4V1	
T15	GNDQ	
T16	VCOMPLD	
T17	VJTAG	
T18	GDC0/IO65NDB3V1	
T19	GDA1/IO67PDB3V1	
T20	NC	
T21	IO64PDB3V1	
T22	IO62NDB3V1	
U1	NC	
U2	IO107PDB6V0	
U3	IO107NDB6V0	
U4	GEB1/IO103PDB6V0	
U5	GEB0/IO103NDB6V0	
U6	VMV6	
U7	VCCPLE	
U8	IO101NPB5V2	
U9	IO95PPB5V1	
U10	IO92PDB5V1	
U11	IO90PDB5V1	
U12	IO82PDB5V0	
U13	IO76NDB4V1	
U14	IO76PDB4V1	
U15	VMV4	
U16	TCK	
U17	VPUMP	
U18	TRST	
U19	GDA0/IO67NDB3V1	
U20	NC	
U21	IO64NDB3V1	
U22	IO63PDB3V1	
V1	NC	
V2	NC	



FG484		
Pin Number	AGLE3000 Function	
H13	VCCIB1	
H14	VCCIB1	
H15	VMV1	
H16	GBC2/IO84PDB2V0	
H17	IO83NDB2V0	
H18	IO100NDB2V2	
H19	IO100PDB2V2	
H20	VCC	
H21	VMV2	
H22	IO105PDB2V2	
J1	IO285NDB7V1	
J2	IO285PDB7V1	
J3	VMV7	
J4	IO279PDB7V0	
J5	IO283PDB7V1	
J6	IO281PDB7V0	
J7	IO287NDB7V1	
J8	VCCIB7	
J9	GND	
J10	VCC	
J11	VCC	
J12	VCC	
J13	VCC	
J14	GND	
J15	VCCIB2	
J16	IO84NDB2V0	
J17	IO104NDB2V2	
J18	IO104PDB2V2	
J19	IO106PPB2V3	
J20	GNDQ	
J21	IO109PDB2V3	
J22	IO107PDB2V3	
K1	IO277NDB7V0	
K2	IO277PDB7V0	
K3	GNDQ	

FG484		
Pin Number	AGLE3000 Function	
K4	IO279NDB7V0	
K5	IO283NDB7V1	
K6	IO281NDB7V0	
K7	GFC1/IO275PPB7V0	
K8	VCCIB7	
K9	VCC	
K10	GND	
K11	GND	
K12	GND	
K13	GND	
K14	VCC	
K15	VCCIB2	
K16	GCC1/IO112PPB2V3	
K17	IO108NDB2V3	
K18	IO108PDB2V3	
K19	IO110NPB2V3	
K20	IO106NPB2V3	
K21	IO109NDB2V3	
K22	IO107NDB2V3	
L1	IO257PSB6V2	
L2	IO276PDB7V0	
L3	IO276NDB7V0	
L4	GFB0/IO274NPB7V0	
L5	GFA0/IO273NDB6V4	
L6	GFB1/IO274PPB7V0	
L7	VCOMPLF	
L8	GFC0/IO275NPB7V0	
L9	VCC	
L10	GND	
L11	GND	
L12	GND	
L13	GND	
L14	VCC	
L15	GCC0/IO112NPB2V3	
L16	GCB1/IO113PPB2V3	

FG484		
Pin Number	AGLE3000 Function	
L17	GCA0/IO114NPB3V0	
L18	VCOMPLC	
L19	GCB0/IO113NPB2V3	
L20	IO110PPB2V3	
L21	IO111NDB2V3	
L22	IO111PDB2V3	
M1	GNDQ	
M2	IO255NPB6V2	
М3	IO272NDB6V4	
M4	GFA2/IO272PDB6V4	
M5	GFA1/IO273PDB6V4	
M6	VCCPLF	
M7	IO271NDB6V4	
M8	GFB2/IO271PDB6V4	
M9	VCC	
M10	GND	
M11	GND	
M12	GND	
M13	GND	
M14	VCC	
M15	GCB2/IO116PPB3V0	
M16	GCA1/IO114PPB3V0	
M17	GCC2/IO117PPB3V0	
M18	VCCPLC	
M19	GCA2/IO115PDB3V0	
M20	IO115NDB3V0	
M21	IO126PDB3V1	
M22	IO124PSB3V1	
N1	IO255PPB6V2	
N2	IO253NDB6V2	
N3	VMV6	
N4	GFC2/IO270PPB6V4	
N5	IO261PPB6V3	
N6	IO263PDB6V3	
N7	IO263NDB6V3	



FG896		
AGLE3000		
Pin Number	Function	
D30	GBA2/IO82PPB2V0	
E1	GND	
E2	IO303NPB7V3	
E3	VCCIB7	
E4	IO305PPB7V3	
E5	VCC	
E6	GAC0/IO02NDB0V0	
E7	VCCIB0	
E8	IO06PPB0V0	
E9	IO24NDB0V2	
E10	IO24PDB0V2	
E11	IO13NDB0V1	
E12	IO13PDB0V1	
E13	IO34NDB0V4	
E14	IO34PDB0V4	
E15	IO40NDB0V4	
E16	IO49NDB1V1	
E17	IO49PDB1V1	
E18	IO50PDB1V1	
E19	IO58PDB1V2	
E20	IO60NDB1V2	
E21	IO77PDB1V4	
E22	IO68NDB1V3	
E23	IO68PDB1V3	
E24	VCCIB1	
E25	IO74PDB1V4	
E26	VCC	
E27	GBB1/IO80PPB1V4	
E28	VCCIB2	
E29	IO82NPB2V0	
E30	GND	
F1	IO296PPB7V2	
F2	VCC	
F3	IO306PDB7V4	
F4	IO297PDB7V2	

5000		
	FG896	
Pin Number	AGLE3000 Function	
F5	VMV7	
F5	VMV7	
F6	GND	
F7	GNDQ	
F8	IO12NDB0V1	
F9	IO12PDB0V1	
F10	IO10PDB0V1	
F11	IO16PDB0V1	
F12	IO22NDB0V2	
F13	IO30NDB0V3	
F14	IO30PDB0V3	
F15	IO36PDB0V4	
F16	IO48NDB1V0	
F17	IO48PDB1V0	
F18	IO50NDB1V1	
F19	IO58NDB1V2	
F20	IO60PDB1V2	
F21	IO77NDB1V4	
F22	IO72NDB1V3	
F23	IO72PDB1V3	
F24	GNDQ	
F25	GND	
F26	VMV2	
F26	VMV2	
F27	IO86PDB2V0	
F28	IO92PDB2V1	
F29	VCC	
F30	IO100NPB2V2	
G1	GND	
G2	IO296NPB7V2	
G3	IO306NDB7V4	
G4	IO297NDB7V2	
G5	VCCIB7	
G6	GNDQ	
G6	GNDQ	

	FG896
	AGLE3000
Pin Number	Function
G7	VCC
G8	VMV0
G9	VCCIB0
G10	IO10NDB0V1
G11	IO16NDB0V1
G12	IO22PDB0V2
G13	IO26PPB0V3
G14	IO38NPB0V4
G15	IO36NDB0V4
G16	IO46NDB1V0
G17	IO46PDB1V0
G18	IO56NDB1V1
G19	IO56PDB1V1
G20	IO66NDB1V3
G21	IO66PDB1V3
G22	VCCIB1
G23	VMV1
G24	VCC
G25	GNDQ
G25	GNDQ
G26	VCCIB2
G27	IO86NDB2V0
G28	IO92NDB2V1
G29	IO100PPB2V2
G30	GND
H1	IO294PDB7V2
H2	IO294NDB7V2
H3	IO300NDB7V3
H4	IO300PDB7V3
H5	IO295PDB7V2
H6	IO299PDB7V3
H7	VCOMPLA
H8	GND
H9	IO08NDB0V0
H10	IO08PDB0V0



	FG896
	AGLE3000
Pin Number	Function
L26	IO87NDB2V0
L27	IO97PDB2V1
L28	IO101PDB2V2
L29	IO103PDB2V2
L30	IO119NDB3V0
M1	IO282NDB7V1
M2	IO282PDB7V1
M3	IO292NDB7V2
M4	IO292PDB7V2
M5	IO283NDB7V1
M6	IO285PDB7V1
M7	IO287PDB7V1
M8	IO289PDB7V1
M9	IO289NDB7V1
M10	VCCIB7
M11	VCC
M12	GND
M13	GND
M14	GND
M15	GND
M16	GND
M17	GND
M18	GND
M19	GND
M20	VCC
M21	VCCIB2
M22	NC
M23	IO104PPB2V2
M24	IO102PDB2V2
M25	IO102NDB2V2
M26	IO95PDB2V1
M27	IO97NDB2V1
M28	IO101NDB2V2
M29	IO103NDB2V2
M30	IO119PDB3V0

	FG896
Pin Number	AGLE3000 Function
N1	IO276PDB7V0
N2	IO278PDB7V0
N3	IO280PDB7V0
N4	IO284PDB7V1
N5	IO279PDB7V0
N6	IO285NDB7V1
N7	IO287NDB7V1
N8	IO281NDB7V0
N9	IO281PDB7V0
N10	VCCIB7
N11	VCC
N12	GND
N13	GND
N14	GND
N15	GND
N16	GND
N17	GND
N18	GND
N19	GND
N20	VCC
N21	VCCIB2
N22	IO106NDB2V3
N23	IO106PDB2V3
N24	IO108PDB2V3
N25	IO108NDB2V3
N26	IO95NDB2V1
N27	IO99NDB2V2
N28	IO99PDB2V2
N29	IO107PDB2V3
N30	IO107NDB2V3
P1	IO276NDB7V0
P2	IO278NDB7V0
P3	IO280NDB7V0
P4	IO284NDB7V1
P5	IO279NDB7V0

	FG896	
Pin Number	AGLE3000 Function	
P6	GFC1/IO275PDB7V0	
P7	GFC0/IO275NDB7V0	
P8	IO277PDB7V0	
P9	IO277NDB7V0	
P10	VCCIB7	
P11	VCC	
P12	GND	
P13	GND	
P14	GND	
P15	GND	
P16	GND	
P17	GND	
P18	GND	
P19	GND	
P20	VCC	
P21	VCCIB2	
P22	GCC1/IO112PDB2V3	
P23	IO110PDB2V3	
P24	IO110NDB2V3	
P25	IO109PPB2V3	
P26	IO111NPB2V3	
P27	IO105PDB2V2	
P28	IO105NDB2V2	
P29	GCC2/IO117PDB3V0	
P30	IO117NDB3V0	
R1	GFC2/IO270PDB6V4	
R2	GFB1/IO274PPB7V0	
R3	VCOMPLF	
R4	GFA0/IO273NDB6V4	
R5	GFB0/IO274NPB7V0	
R6	IO271NDB6V4	
R7	GFB2/IO271PDB6V4	
R8	IO269PDB6V4	
R9	IO269NDB6V4	
R10	VCCIB7	



# Datasheet Information

Revision	Changes	Page
Revision 10 (April 2012)		
	The tables in the "Quiescent Supply Current" section were updated with revised notes on IDD. Table 2-8 • Power Supply State per Mode is new (SARs 34745, 36949).	2-7
	$t_{\mbox{\scriptsize DOUT}}$ was corrected to $t_{\mbox{\scriptsize DIN}}$ in Figure 2-4 • Input Buffer Timing Model and Delays (example) (SAR 37105).	2-17
	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 • I/O Output Buffer Maximum Resistances1 and Table 2-30 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33855). Values were also added for 1.2 V LVCMOS and 1.2 V LVCMOS Wide Range.	2-28, 2-30
	The formulas in the table notes for Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 34753).	2-29
	IOSH and IOSL values were added to 3.3 V LVCMOS Wide Range Table 2-40 • Minimum and Maximum DC Input and Output Levels, 1.2 V LVCMOS Table 2-64 • Minimum and Maximum DC Input and Output Levels, and 1.2 V LVCMOS Wide Range Table 2-68 • Minimum and Maximum DC Input and Output Levels (SAR 33855).	2-35, 2-47, 2-48
l	Figure 2-48 • FIFO Read and Figure 2-49 • FIFO Write have been added (SAR 34844).	2-103
	Values for $F_{DDRIMAX}$ and $F_{DDOMAX}$ were added to the tables in the Input DDR "Timing Characteristics" section and Output DDR "Timing Characteristics" section (SAR 34802).	2-77,2- 81
	Minimum pulse width High and Low values were added to the tables in the "Global Tree Timing Characteristics" section. The maximum frequency for global clock parameter was removed from these tables because a frequency on the global is only an indication of what the global network can do. There are other limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to determine the design frequency (SAR 36952).	2-89
Revision 9 (March 2012)	The "In-System Programming (ISP) and Security" section and "Security" section we revised to clarify that although no existing security measures can give an absolu guarantee, Microsemi FPGAs implement the best security available in the industry (SA 34665).	I, 1-2
	The Y security option and Licensed DPA Logo were added to the "IGLOOe Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 34725).	III
l	The following sentence was removed from the "Advanced Architecture" section:	1-3
(3.3	"In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of IGLOOe devices via an IEEE 1532 JTAG interface" (SAR 34685).	
İ	The "Specifying I/O States During Programming" section is new (SAR 34696).	1-7
1	Values for VCCPLL at 1.5 V DC core supply voltage were changed from "1.4 to 1.6 V" to "1.425 to 1.575 V" in Table 2-2 • Recommended Operating Conditions 1 (SAR 32292).	2-2
	The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—PCLOCK" section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the IGLOOe FPGA Fabric User's Guide (SAR 34731).	2-13

5-2 Revision 13