E·XFL

Intel - EPF10K100ABC600-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	24576
Number of I/O	406
Number of Gates	158000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	600-BGA
Supplier Device Package	600-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k100abc600-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10K Package Options & I/O Pin Count Note (1)								
Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP			
EPF10K10	59		102	134				
EPF10K10A		66	102	134				
EPF10K20			102	147	189			
EPF10K30				147	189			
EPF10K30A			102	147	189			
EPF10K40				147	189			
EPF10K50					189			
EPF10K50V					189			
EPF10K70					189			
EPF10K100								
EPF10K100A					189			
EPF10K130V								
EPF10K250A								

Table 5. FLEX 1	Table 5. FLEX 10K Package Options & I/O Pin Count (Continued) Note (1)								
Device	503-Pin PGA	599-Pin PGA	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	600-Pin BGA	403-Pin PGA		
EPF10K10									
EPF10K10A			150		150 <i>(</i> 2 <i>)</i>				
EPF10K20									
EPF10K30				246					
EPF10K30A			191	246	246				
EPF10K40									
EPF10K50				274			310		
EPF10K50V				274					
EPF10K70	358								
EPF10K100	406								
EPF10K100A				274	369	406			
EPF10K130V		470				470			
EPF10K250A		470				470			

Г

Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect at the same time.

The LUT and the register in the LE can be used independently; this feature is known as register packing. To support register packing, the LE has two outputs; one drives the local interconnect and the other drives the FastTrack Interconnect. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function, and the other generates a carry output. As shown in Figure 9 on page 19, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. For improved routing, the row interconnect is comprised of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect resources available in each FLEX 10K device.

Table 7. FLEX 10K FastTrack Interconnect Resources								
Device	Rows	Channels per Row	Columns	Channels per Column				
EPF10K10	3	144	24	24				
EPF10K10A								
EPF10K20	6	144	24	24				
EPF10K30	6	216	36	24				
EPF10K30A								
EPF10K40	8	216	36	24				
EPF10K50	10	216	36	24				
EPF10K50V								
EPF10K70	9	312	52	24				
EPF10K100	12	312	52	24				
EPF10K100A								
EPF10K130V	16	312	52	32				
EPF10K250A	20	456	76	40				

In addition to general-purpose I/O pins, FLEX 10K devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device.

The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. However, the use of dedicated inputs as data inputs can introduce additional delay into the control signal network.

Table 13. FLEX 10K .	JTAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	These instructions are used when configuring a FLEX 10K device via JTAG ports with a BitBlaster, or ByteBlasterMV or MasterBlaster download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.

The instruction register length of FLEX 10K devices is 10 bits. The USERCODE register length in FLEX 10K devices is 32 bits; 7 bits are determined by the user, and 25 bits are predetermined. Tables 14 and 15 show the boundary-scan register length and device IDCODE information for FLEX 10K devices.

Table 14. FLEX 10K Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPF10K10, EPF10K10A	480						
EPF10K20	624						
EPF10K30, EPF10K30A	768						
EPF10K40	864						
EPF10K50, EPF10K50V	960						
EPF10K70	1,104						
EPF10K100, EPF10K100A	1,248						
EPF10K130V	1,440						
EPF10K250A	1,440						

٦

Table 15. 32-Bit FLEX 10K Device IDCODENote (1)								
Device	IDCODE (32 Bits)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)				
EPF10K10, EPF10K10A	0000	0001 0000 0001 0000	00001101110	1				
EPF10K20	0000	0001 0000 0010 0000	00001101110	1				
EPF10K30, EPF10K30A	0000	0001 0000 0011 0000	00001101110	1				
EPF10K40	0000	0001 0000 0100 0000	00001101110	1				
EPF10K50, EPF10K50V	0000	0001 0000 0101 0000	00001101110	1				
EPF10K70	0000	0001 0000 0111 0000	00001101110	1				
EPF10K100, EPF10K100A	0000	0000 0001 0000 0000	00001101110	1				
EPF10K130V	0000	0000 0001 0011 0000	00001101110	1				
EPF10K250A	0000	0000 0010 0101 0000	00001101110	1				

Notes:

Г

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10K devices include weak pull-ups on JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum \hat{V}_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (5) Typical values are for $T_A = 25^\circ \text{ C}$ and $V_{CC} = 5.0 \text{ V}$.
- (6) These values are specified under the Recommended Operation Condition shown in Table 18 on page 45.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) This value is specified for normal device operation. The value may vary during power-up.
- (10) Capacitance is sample-tested only.

Figure 20 shows the typical output drive characteristics of FLEX 10K devices with 5.0-V and 3.3-V V_{CCIO} . The output driver is compliant with the 5.0-V *PCI Local Bus Specification, Revision 2.2* (for 5.0-V V_{CCIO}).

Figure 20. Output Drive Characteristics of FLEX 10K Devices



Table 2	Table 28. FLEX 10KA 3.3-V Device DC Operating Conditions Notes (6), (7)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-level input voltage		1.7 or $0.5 \times V_{CCINT}$, whichever is lower		5.75	V		
V _{IL}	Low-level input voltage		-0.5		$0.3 \times V_{CCINT}$	V		
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -11 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (8)$	2.4			V		
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (8)$	V _{CCIO} -0.2			V		
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (8)	$0.9 imes V_{CCIO}$			V		
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (8)$	2.1			V		
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (8)$	2.0			V		
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (8)$	1.7			V		
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 9 mA DC, V _{CCIO} = 3.00 V <i>(</i> 9 <i>)</i>			0.45	V		
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (9)			0.2	V		
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V <i>(9)</i>			$0.1 \times V_{CCIO}$	V		
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (9)$			0.2	V		
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (9)			0.4	V		
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (9)			0.7	V		
I _I	Input pin leakage current	$V_1 = 5.3 \text{ V to } -0.3 \text{ V} (10)$	-10		10	μΑ		
I _{OZ}	Tri-stated I/O pin leakage current	$V_0 = 5.3 \text{ V to } -0.3 \text{ V} (10)$	-10		10	μA		
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.3	10	mA		
		V_{I} = ground, no load (11)		10		mA		

Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industrystandard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides pointto-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10K device.



Table 32. LE	Timing Microparameters (Part 2 of 2) Note (1)	
Symbol	Parameter	Conditions
t _{SU}	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load	
t _H	LE register hold time for data and enable signals after clock	
t _{PRE}	LE register preset delay	
t _{CLR}	LE register clear delay	
t _{CH}	Minimum clock high time from clock pin	
t _{CL}	Minimum clock low time from clock pin	

Table 33. 10	E Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t _{IOD}	IOE data delay	
t _{IOC}	IOE register control signal delay	
t _{IOCO}	IOE register clock-to-output delay	
t _{IOCOMB}	IOE combinatorial delay	
t _{IOSU}	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear	
t _{IOH}	IOE register hold time for data and enable signals after clock	
t _{IOCLR}	IOE register clear time	
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V _{CCIO} = low voltage	C1 = 35 pF (3)
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
t _{XZ}	IOE output buffer disable delay	
t _{ZX1}	IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
t _{ZX2}	IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = low voltage	C1 = 35 pF (3)
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t _{INREG}	IOE input pad and buffer to IOE register delay	
t _{IOFD}	IOE register feedback delay	
t _{INCOMB}	IOE input pad and buffer to FastTrack Interconnect delay	

Table 41. EPF10K10 & EPF10K20 Device EAB Internal Microparameters Note (1)						
Symbol	-3 Spee	d Grade	-4 Spee	ed Grade	Unit	
	Min	Max	Min	Мах		
t _{EABDATA1}		1.5		1.9	ns	
t _{EABDATA2}		4.8		6.0	ns	
t _{EABWE1}		1.0		1.2	ns	
t _{EABWE2}		5.0		6.2	ns	
t _{EABCLK}		1.0		2.2	ns	
t _{EABCO}		0.5		0.6	ns	
t _{EABBYPASS}		1.5		1.9	ns	
t _{EABSU}	1.5		1.8		ns	
t _{EABH}	2.0		2.5		ns	
t _{AA}		8.7		10.7	ns	
t _{WP}	5.8		7.2		ns	
t _{WDSU}	1.6		2.0		ns	
t _{WDH}	0.3		0.4		ns	
t _{WASU}	0.5		0.6		ns	
t _{WAH}	1.0		1.2		ns	
t _{WO}		5.0		6.2	ns	
t _{DD}		5.0		6.2	ns	
t _{EABOUT}		0.5		0.6	ns	
t _{EABCH}	4.0		4.0		ns	
t _{EABCL}	5.8		7.2		ns	

Table 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)									
Symbol	-2 Spee	ed Grade	-3 Spee	ed Grade	-4 Spe	-4 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		6.6		7.3		8.8	ns		
t _{DIN2LE}		4.2		4.8		6.0	ns		
t _{DIN2DATA}		6.5		7.1		10.8	ns		
t _{DCLK2IOE}		5.5		6.2		7.7	ns		
t _{DCLK2LE}		4.2		4.8		6.0	ns		
t _{SAMELAB}		0.4		0.4		0.5	ns		
t _{SAMEROW}		4.8		4.9		5.5	ns		
t _{SAMECOLUMN}		3.3		3.4		3.7	ns		
t _{DIFFROW}		8.1		8.3		9.2	ns		
t _{TWOROWS}		12.9		13.2		14.7	ns		
t _{LEPERIPH}		5.5		5.7		6.5	ns		
t _{LABCARRY}		0.8		0.9		1.1	ns		
t _{LABCASC}		2.7		3.0		3.2	ns		

Table 62. EPF10K70 Device External Timing Parameters Note (1)											
Symbol	-2 Spee	d Grade	-3 Spee	d Grade	-4 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{DRR}		17.2		19.1		24.2	ns				
t _{INSU} (2), (3)	6.6		7.3		8.0		ns				
t _{INH} (3)	0.0		0.0		0.0		ns				
t _{оитсо} (3)	2.0	9.9	2.0	11.1	2.0	14.3	ns				

Table 63. EPF10K70 Device External Bidirectional Timing Parameters

Note (1)

Symbol	-2 Spee	d Grade	-3 Spee	d Grade	-4 Spee	-4 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	7.4		8.1		10.4		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	9.9	2.0	11.1	2.0	14.3	ns
t _{XZBIDIR}		13.7		15.4		18.5	ns
tZXBIDIR		13.7		15.4		18.5	ns

Г

Table 72. EPI	=10K50V De	evice IOE T	iming Mic	croparamet	t <mark>ers</mark> No	ote (1)			
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Spee	ed Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	Min	Max	
t _{IOD}		1.2		1.6		1.9		2.1	ns
t _{IOC}		0.3		0.4		0.5		0.5	ns
t _{IOCO}		0.3		0.3		0.4		0.4	ns
t _{IOCOMB}		0.0		0.0		0.0		0.0	ns
t _{IOSU}	2.8		2.8		3.4		3.9		ns
t _{IOH}	0.7		0.8		1.0		1.4		ns
t _{IOCLR}		0.5		0.6		0.7		0.7	ns
t _{OD1}		2.8		3.2		3.9		4.7	ns
t _{OD2}		-		-		-		-	ns
t _{OD3}		6.5		6.9		7.6		8.4	ns
t _{XZ}		2.8		3.1		3.8		4.6	ns
t _{ZX1}		2.8		3.1		3.8		4.6	ns
t _{ZX2}		-		-		-		-	ns
t _{ZX3}		6.5		6.8		7.5		8.3	ns
t _{INREG}		5.0		5.7		7.0		9.0	ns
t _{IOFD}		1.5		1.9		2.3		2.7	ns
t _{INCOMB}		1.5		1.9		2.3		2.7	ns

Table 74. EPF	10K50V De	evice EAB l	nternal Til	ming Macr	oparamete	ers Not	re (1)		
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	Min	Max	
t _{EABAA}		9.5		13.6		16.5		20.8	ns
t _{EABRCCOMB}	9.5		13.6		16.5		20.8		ns
t _{EABRCREG}	6.1		8.8		10.8		13.4		ns
t _{EABWP}	6.0		4.9		6.0		7.4		ns
t _{EABWCCOMB}	6.2		6.1		7.5		9.2		ns
t _{EABWCREG}	12.0		11.6		14.2		17.4		ns
t _{EABDD}		6.8		9.7		11.8		14.9	ns
t _{EABDATACO}		1.0		1.4		1.8		2.2	ns
t _{EABDATASU}	5.3		4.6		5.6		6.9		ns
t _{EABDATAH}	0.0		0.0		0.0		0.0		ns
t _{EABWESU}	4.4		4.8		5.8		7.2		ns
t _{EABWEH}	0.0		0.0		0.0		0.0		ns
t _{EABWDSU}	1.8		1.1		1.4		2.1		ns
t _{EABWDH}	0.0		0.0		0.0		0.0		ns
t _{EABWASU}	4.5		4.6		5.6		7.4		ns
t _{EABWAH}	0.0		0.0		0.0		0.0		ns
t _{EABWO}		5.1		9.4		11.4		14.0	ns

Table 80. EPF10K130	/ Device EAB I	nternal Micr	oparameter	r s Note (1)		
Symbol	-2 Spee	ed Grade	-3 Spee	ed Grade	-4 Spee	ed Grade	Unit
	Min	Мах	Min	Max	Min	Max	
t _{EABDATA1}		1.9		2.4		2.4	ns
t _{EABDATA2}		3.7		4.7		4.7	ns
t _{EABWE1}		1.9		2.4		2.4	ns
t _{EABWE2}		3.7		4.7		4.7	ns
t _{EABCLK}		0.7		0.9		0.9	ns
t _{EABCO}		0.5		0.6		0.6	ns
t _{EABBYPASS}		0.6		0.8		0.8	ns
t _{EABSU}	1.4		1.8		1.8		ns
t _{EABH}	0.0		0.0		0.0		ns
t _{AA}		5.6		7.1		7.1	ns
t _{WP}	3.7		4.7		4.7		ns
t _{WDSU}	4.6		5.9		5.9		ns
t _{WDH}	0.0		0.0		0.0		ns
t _{WASU}	3.9		5.0		5.0		ns
t _{WAH}	0.0		0.0		0.0		ns
t _{WO}		5.6		7.1		7.1	ns
t _{DD}		5.6		7.1		7.1	ns
t _{EABOUT}		2.4		3.1		3.1	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	4.0		4.7		4.7		ns

Table 86. EPF10	K10A Device	IOE Timing N	licroparame	ters Note	(1) (Part 2 of	2)	
Symbol	-1 Spee	d Grade	-2 Spee	2 Speed Grade -3 Speed Grade		ed Grade	Unit
	Min	Max	Min	Мах	Min	Max	
t _{IOH}	0.8		1.0		1.3		ns
t _{IOCLR}		1.2		1.4		1.9	ns
t _{OD1}		1.2		1.4		1.9	ns
t _{OD2}		2.9		3.5		4.7	ns
t _{OD3}		6.6		7.8		10.5	ns
t _{XZ}		1.2		1.4		1.9	ns
t _{ZX1}		1.2		1.4		1.9	ns
t _{ZX2}		2.9		3.5		4.7	ns
t _{ZX3}		6.6		7.8		10.5	ns
t _{INREG}		5.2		6.3		8.4	ns
t _{IOFD}		3.1		3.8		5.0	ns
t _{INCOMB}		3.1		3.8		5.0	ns

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		6.1		6.8		8.2	ns
t _{EABRCCOMB}	6.1		6.8		8.2		ns
t _{EABRCREG}	4.6		5.1		6.1		ns
t _{EABWP}	5.6		6.4		7.5		ns
t _{EABWCCOMB}	5.8		6.6		7.9		ns
t _{EABWCREG}	15.8		17.8		21.0		ns
t _{EABDD}		5.7		6.4		7.8	ns
t _{EABDATACO}		0.7		0.8		1.0	ns
t _{EABDATASU}	4.5		5.1		5.9		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	8.2		9.3		10.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.7		1.8		2.1		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	0.9		0.9		1.0		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		5.3		6.0		7.4	ns

Table 110. EPF10	0K250A Devi	ce Interconne	ect Timing Mi	croparamete	rs Note (1)	
Symbol	-1 Spee	d Grade -2 Speed		-2 Speed Grade -3 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		7.8		8.5		9.4	ns
t _{DIN2LE}		2.7		3.1		3.5	ns
t _{DIN2DATA}		1.6		1.6		1.7	ns
t _{DCLK2IOE}		3.6		4.0		4.6	ns
t _{DCLK2LE}		2.7		3.1		3.5	ns
t _{SAMELAB}		0.2		0.3		0.3	ns
t _{SAMEROW}		6.7		7.3		8.2	ns
t _{SAMECOLUMN}		2.5		2.7		3.0	ns
t _{DIFFROW}		9.2		10.0		11.2	ns
t _{TWOROWS}		15.9		17.3		19.4	ns
t _{LEPERIPH}		7.5		8.1		8.9	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.4		0.4		0.5	ns

Table 111. EPF10	Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)													
Symbol	-1 Spee	-1 Speed Grade -2 Speed Grade -3 Speed Grade		le -2 Speed Grade		-3 Speed Grade								
	Min	Max	Min	Max	Min	Max								
t _{DRR}		15.0		17.0		20.0	ns							
t _{INSU} (2), (3)	6.9		8.0		9.4		ns							
t _{INH} (3)	0.0		0.0		0.0		ns							
t _{OUTCO} (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns							

TADIE TIZ. EPFTUKZOVA DEVICE EXTERNAT BIOTRECTIONAL TIMING PARAMETERS NOTE (Table 112. EPF10K250A Device External Bidirectional 1	Timing Parameters	Note (1)
--	---	-------------------	----------

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	9.3		10.6		12.7		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
toutcobidir	2.0	8.0	2.0	8.9	2.0	10.4	ns
t _{XZBIDIR}		10.8		12.2		14.2	ns
tZXBIDIR		10.8		12.2		14.2	ns

Table 1	13. ClockLock & ClockBoost Parameters (Part 2 of 2)				
Symbol	Parameter	Min	Тур	Max	Unit
f _{CLKDEV1}	Input deviation from user specification in MAX+PLUS II (ClockBoost clock multiplication factor equals 1) (1)			±1	MHz
f _{CLKDEV2}	Input deviation from user specification in MAX+PLUS II (ClockBoost clock multiplication factor equals 2) (1)			±0.5	MHz
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)			100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (2)			10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-generated clock (3)			1	ns
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock	40	50	60	%

Notes:

(1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The MAX+PLUS II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.

(2) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the t_{LOCK} value is less than the time required for configuration.

(3) The t_{IITTER} specification is measured under long-term observation.

Power Consumption

The supply power (P) for FLEX 10K devices can be calculated with the following equation:

 $P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$

Typical I_{CCSTANDBY} values are shown as I_{CC0} in the FLEX 10K device DC operating conditions tables on pages 46, 49, and 52 of this data sheet. The I_{CCACTIVE} value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value is calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

The parameters in this equation are shown below:



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to

current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation