# E·XFL

#### Intel - EPF10K10AQC208-1 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	6144
Number of I/O	134
Number of Gates	31000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k10aqc208-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 8$  RAM blocks can be combined to form a  $256 \times 16$  RAM block; two  $512 \times 4$  blocks of RAM can be combined to form a  $512 \times 8$  RAM block. See Figure 3.



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. Altera's software automatically combines EABs to meet a designer's RAM specifications.

EABs provide flexible options for driving and controlling clock signals. Different clocks can be used for the EAB inputs and outputs. Registers can be independently inserted on the data input, EAB output, or the address and WE inputs. The global signals and the EAB local interconnect can drive the WE signal. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control the WE signal or the EAB clock signals.

Each EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs. See Figure 4.

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect; one drives the local interconnect and the other drives either the row or column FastTrack Interconnect. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

#### Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10K architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from oddnumbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50 device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB. Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

#### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect at the same time.

The LUT and the register in the LE can be used independently; this feature is known as register packing. To support register packing, the LE has two outputs; one drives the local interconnect and the other drives the FastTrack Interconnect. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect while the LUT drives the local interconnect, or vice versa.

#### Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function, and the other generates a carry output. As shown in Figure 9 on page 19, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

#### Figure 13. Bidirectional I/O Registers



Table 15. 32-Bit FLEX 10K Device IDCODENote (1)										
Device	IDCODE (32 Bits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	<b>1 (1 Bit)</b> (2)						
EPF10K10, EPF10K10A	0000	0001 0000 0001 0000	00001101110	1						
EPF10K20	0000	0001 0000 0010 0000	00001101110	1						
EPF10K30, EPF10K30A	0000	0001 0000 0011 0000	00001101110	1						
EPF10K40	0000	0001 0000 0100 0000	00001101110	1						
EPF10K50, EPF10K50V	0000	0001 0000 0101 0000	00001101110	1						
EPF10K70	0000	0001 0000 0111 0000	00001101110	1						
EPF10K100, EPF10K100A	0000	0000 0001 0000 0000	00001101110	1						
EPF10K130V	0000	0000 0001 0011 0000	00001101110	1						
EPF10K250A	0000	0000 0010 0101 0000	00001101110	1						

#### Notes:

Г

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10K devices include weak pull-ups on JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

### **Generic Testing**

Each FLEX 10K device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10K devices are made under conditions equivalent to those shown in Figure 19. Multiple test patterns can be used to configure devices during all stages of the production flow.

#### Figure 19. FLEX 10K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of VCC multiple outputs should be avoided for 464 Ω accurate measurement. Threshold tests must ≶ (703 Ω) not be performed under AC conditions. [521 Ω] Large-amplitude, fast-ground-current Device To Test transients normally occur as the device Output System outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device 250 Ω ground pin and the test system ground, (8.06 kΩ) ≥ C1 (includes significant reductions in observable noise [481 Ω] JIG capacitance) immunity can result. Numbers without Device input parentheses are for 5.0-V devices or outputs. rise and fall Numbers in parentheses are for 3.3-V devices times < 3 ns Ŧ or outputs. Numbers in brackets are for 2.5-V devices or outputs.

## Operating Conditions

Tables 17 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 5.0-V FLEX 10K devices.

Table 17. FLEX 10K 5.0-V Device Absolute Maximum Ratings       Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit					
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-2.0	7.0	V					
VI	DC input voltage		-2.0	7.0	V					
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA					
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C					
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C					
ΤJ	Junction temperature	Ceramic packages, under bias		150	°C					
		PQFP, TQFP, RQFP, and BGA		135	°C					
		packages, under bias								

Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industrystandard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides pointto-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10K device.



Table 40. EPF10K10 & EPF10K20 Device IOE Timing Microparameters       Note (1)								
Symbol	-3 Spee	d Grade	-4 Spee	ed Grade	Unit			
	Min	Max	Min	Max				
t <sub>IOD</sub>		1.3		1.6	ns			
t <sub>IOC</sub>		0.5		0.7	ns			
t <sub>IOCO</sub>		0.2		0.2	ns			
t <sub>IOCOMB</sub>		0.0		0.0	ns			
t <sub>IOSU</sub>	2.8		3.2		ns			
t <sub>IOH</sub>	1.0		1.2		ns			
t <sub>IOCLR</sub>		1.0		1.2	ns			
t <sub>OD1</sub>		2.6		3.5	ns			
t <sub>OD2</sub>		4.9		6.4	ns			
t <sub>OD3</sub>		6.3		8.2	ns			
t <sub>XZ</sub>		4.5		5.4	ns			
t <sub>ZX1</sub>		4.5		5.4	ns			
t <sub>ZX2</sub>		6.8		8.3	ns			
t <sub>ZX3</sub>		8.2		10.1	ns			
t <sub>INREG</sub>		6.0		7.5	ns			
t <sub>IOFD</sub>		3.1		3.5	ns			
t <sub>INCOMB</sub>		3.1		3.5	ns			

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters       Note (1)									
Symbol	-3 Speed Grade -4 Speed Grade		Unit						
	Min	Max	Min	Max					
t <sub>DRR</sub>		16.1		20.0	ns				
t <sub>INSU</sub> (2), (3)	5.5		6.0		ns				
t <sub>INH</sub> (3)	0.0		0.0		ns				
<b>t</b> оитсо (3)	2.0	6.7	2.0	8.4	ns				

Table 46. EPF10K10 Device External Bidirectional Timing Parameters       Note (1)									
Symbol	-3 Spee	ed Grade	-4 Spee	Unit					
	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	4.5		5.6		ns				
t <sub>INHBIDIR</sub>	0.0		0.0		ns				
t <sub>OUTCOBIDIR</sub>	2.0	6.7	2.0	8.4	ns				
t <sub>XZBIDIR</sub>		10.5		13.4	ns				
tZXBIDIR		10.5		13.4	ns				

Table 47. EPF10K20 Device External Bidirectional Timing Parameters       Note (1)									
Symbol	-3 Spee	-3 Speed Grade		-4 Speed Grade					
	Min	Max	Min	Max	]				
t <sub>INSUBIDIR</sub>	4.6		5.7		ns				
tINHBIDIR	0.0		0.0		ns				
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns				
t <sub>XZBIDIR</sub>		10.5		13.4	ns				
tZXBIDIR		10.5		13.4	ns				

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

FLEX 10K Embedded Programmable L	ogic Device Family	Data Sheet
----------------------------------	--------------------	------------

Table 49. EPF10K30, EPF10K40 & EPF10K50 Device IOE Timing Microparameters       Note (1)							
Symbol	-3 Spee	ed Grade	-4 Spee	ed Grade	Unit		
	Min	Max	Min	Max			
t <sub>IOD</sub>		0.4		0.6	ns		
t <sub>IOC</sub>		0.5		0.9	ns		
t <sub>IOCO</sub>		0.4		0.5	ns		
t <sub>IOCOMB</sub>		0.0		0.0	ns		
t <sub>IOSU</sub>	3.1		3.5		ns		
t <sub>IOH</sub>	1.0		1.9		ns		
t <sub>IOCLR</sub>		1.0		1.2	ns		
t <sub>OD1</sub>		3.3		3.6	ns		
t <sub>OD2</sub>		5.6		6.5	ns		
t <sub>OD3</sub>		7.0		8.3	ns		
t <sub>XZ</sub>		5.2		5.5	ns		
t <sub>ZX1</sub>		5.2		5.5	ns		
t <sub>ZX2</sub>		7.5		8.4	ns		
t <sub>ZX3</sub>		8.9		10.2	ns		
t <sub>INREG</sub>		7.7		10.0	ns		
t <sub>IOFD</sub>		3.3		4.0	ns		
t <sub>INCOMB</sub>		3.3		4.0	ns		

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 57 through 63 show EPF10K70 device internal and external timing parameters.

Table 57. EPF10K70 Device LE Timing Microparameters       Note (1)								
Symbol	-2 Spee	d Grade	-3 Spe	-3 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max	-	
t <sub>LUT</sub>		1.3		1.5		2.0	ns	
t <sub>CLUT</sub>		0.4		0.4		0.5	ns	
t <sub>RLUT</sub>		1.5		1.6		2.0	ns	
t <sub>PACKED</sub>		0.8		0.9		1.3	ns	
t <sub>EN</sub>		0.8		0.9		1.2	ns	
t <sub>CICO</sub>		0.2		0.2		0.3	ns	
t <sub>CGEN</sub>		1.0		1.1		1.4	ns	
t <sub>CGENR</sub>		1.1		1.2		1.5	ns	
t <sub>CASC</sub>		1.0		1.1		1.3	ns	
t <sub>C</sub>		0.7		0.8		1.0	ns	
t <sub>CO</sub>		0.9		1.0		1.4	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	1.9		2.1		2.6		ns	
t <sub>H</sub>	2.1		2.3		3.1		ns	
t <sub>PRE</sub>		0.9		1.0		1.4	ns	
t <sub>CLR</sub>		0.9		1.0		1.4	ns	
t <sub>CH</sub>	4.0		4.0		4.0		ns	
t <sub>CL</sub>	4.0		4.0		4.0		ns	

Table 66. EPF10K100 Device EAB Internal Microparameters       Note (1)								
Symbol	-3DX Spe	eed Grade	-3 Speed Grade		-4 Speed Grade U		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.5		1.5		1.9	ns	
t <sub>EABDATA2</sub>		4.8		4.8		6.0	ns	
t <sub>EABWE1</sub>		1.0		1.0		1.2	ns	
t <sub>EABWE2</sub>		5.0		5.0		6.2	ns	
t <sub>EABCLK</sub>		1.0		1.0		2.2	ns	
t <sub>EABCO</sub>		0.5		0.5		0.6	ns	
t <sub>EABBYPASS</sub>		1.5		1.5		1.9	ns	
t <sub>EABSU</sub>	1.5		1.5		1.8		ns	
t <sub>EABH</sub>	2.0		2.0		2.5		ns	
t <sub>AA</sub>		8.7		8.7		10.7	ns	
t <sub>WP</sub>	5.8		5.8		7.2		ns	
t <sub>WDSU</sub>	1.6		1.6		2.0		ns	
t <sub>WDH</sub>	0.3		0.3		0.4		ns	
t <sub>WASU</sub>	0.5		0.5		0.6		ns	
t <sub>WAH</sub>	1.0		1.0		1.2		ns	
t <sub>WO</sub>		5.0		5.0		6.2	ns	
t <sub>DD</sub>		5.0		5.0		6.2	ns	
t <sub>EABOUT</sub>		0.5		0.5		0.6	ns	
t <sub>EABCH</sub>	4.0		4.0		4.0		ns	
t <sub>EABCL</sub>	5.8		5.8		7.2		ns	

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

# Tables 92 through 98 show EPF10K30A device internal and external timing parameters.

Table 92. EPF10K30A Device LE Timing Microparameters       Note (1)								
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spec	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>LUT</sub>		0.8		1.1		1.5	ns	
t <sub>CLUT</sub>		0.6		0.7		1.0	ns	
t <sub>RLUT</sub>		1.2		1.5		2.0	ns	
t <sub>PACKED</sub>		0.6		0.6		1.0	ns	
t <sub>EN</sub>		1.3		1.5		2.0	ns	
t <sub>CICO</sub>		0.2		0.3		0.4	ns	
t <sub>CGEN</sub>		0.8		1.0		1.3	ns	
t <sub>CGENR</sub>		0.6		0.8		1.0	ns	
t <sub>CASC</sub>		0.9		1.1		1.4	ns	
t <sub>C</sub>		1.1		1.3		1.7	ns	
t <sub>CO</sub>		0.4		0.6		0.7	ns	
t <sub>COMB</sub>		0.6		0.7		0.9	ns	
t <sub>SU</sub>	0.9		0.9		1.4		ns	
t <sub>H</sub>	1.1		1.3		1.7		ns	
t <sub>PRE</sub>		0.5		0.6		0.8	ns	
t <sub>CLR</sub>		0.5		0.6		0.8	ns	
t <sub>CH</sub>	3.0		3.5		4.0		ns	
t <sub>CL</sub>	3.0		3.5		4.0		ns	

 Table 93. EPF10K30A Device IOE Timing Microparameters
 Note (1) (Part 1 of 2)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOD</sub>		2.2		2.6		3.4	ns
t <sub>IOC</sub>		0.3		0.3		0.5	ns
t <sub>IOCO</sub>		0.2		0.2		0.3	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.8	ns
t <sub>IOSU</sub>	1.4		1.7		2.2		ns

FLEX 10K Embedded Programmable	Logic Device Family	Data Sheet
--------------------------------	---------------------	------------

Table 95. EPF10K30A Device EAB Internal Timing Macroparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Мах	Min	Max	Min	Max	l	
t <sub>EABAA</sub>		9.7		11.6		16.2	ns	
t <sub>EABRCCOMB</sub>	9.7		11.6		16.2		ns	
t <sub>EABRCREG</sub>	5.9		7.1		9.7		ns	
t <sub>EABWP</sub>	3.8		4.5		5.9		ns	
t <sub>EABWCCOMB</sub>	4.0		4.7		6.3		ns	
t <sub>EABWCREG</sub>	9.8		11.6		16.6		ns	
t <sub>EABDD</sub>		9.2		11.0		16.1	ns	
t <sub>EABDATACO</sub>		1.7		2.1		3.4	ns	
t <sub>EABDATASU</sub>	2.3		2.7		3.5		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	3.3		3.9		4.9		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	3.2		3.8		5.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.7		4.4		5.1		ns	
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWO</sub>		6.1		7.3		11.3	ns	

Table 100. EPF10K100A Device IOE Timing Microparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		2.5		2.9		3.4	ns	
t <sub>IOC</sub>		0.3		0.3		0.4	ns	
t <sub>IOCO</sub>		0.2		0.2		0.3	ns	
t <sub>IOCOMB</sub>		0.5		0.6		0.7	ns	
t <sub>IOSU</sub>	1.3		1.7		1.8		ns	
t <sub>IOH</sub>	0.2		0.2		0.3		ns	
t <sub>IOCLR</sub>		1.0		1.2		1.4	ns	
t <sub>OD1</sub>		2.2		2.6		3.0	ns	
t <sub>OD2</sub>		4.5		5.3		6.1	ns	
t <sub>OD3</sub>		6.8		7.9		9.3	ns	
t <sub>XZ</sub>		2.7		3.1		3.7	ns	
t <sub>ZX1</sub>		2.7		3.1		3.7	ns	
t <sub>ZX2</sub>		5.0		5.8		6.8	ns	
t <sub>ZX3</sub>		7.3		8.4		10.0	ns	
t <sub>INREG</sub>		5.3		6.1		7.2	ns	
t <sub>IOFD</sub>		4.7		5.5		6.4	ns	
t <sub>INCOMB</sub>		4.7		5.5		6.4	ns	

Table 102. EPF10K100A Device EAB Internal Timing Macroparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Мах	Min	Max		
t <sub>EABAA</sub>		6.8		7.8		9.2	ns	
t <sub>EABRCCOMB</sub>	6.8		7.8		9.2		ns	
t <sub>EABRCREG</sub>	5.4		6.2		7.4		ns	
t <sub>EABWP</sub>	3.2		3.7		4.4		ns	
t <sub>EABWCCOMB</sub>	3.4		3.9		4.7		ns	
t <sub>EABWCREG</sub>	9.4		10.8		12.8		ns	
t <sub>EABDD</sub>		6.1		6.9		8.2	ns	
t <sub>EABDATACO</sub>		2.1		2.3		2.9	ns	
t <sub>EABDATASU</sub>	3.7		4.3		5.1		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	2.8		3.3		3.8		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	3.4		4.0		4.6		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	1.9		2.3		2.6		ns	
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWO</sub>		5.1		5.7		6.9	ns	

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

# Tables 106 through 112 show EPF10K250A device internal and external timing parameters.

Table 106. EPF10K250A Device LE Timing Microparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max	-	
t <sub>LUT</sub>		0.9		1.0		1.4	ns	
t <sub>CLUT</sub>		1.2		1.3		1.6	ns	
t <sub>RLUT</sub>		2.0		2.3		2.7	ns	
t <sub>PACKED</sub>		0.4		0.4		0.5	ns	
t <sub>EN</sub>		1.4		1.6		1.9	ns	
t <sub>CICO</sub>		0.2		0.3		0.3	ns	
t <sub>CGEN</sub>		0.4		0.6		0.6	ns	
t <sub>CGENR</sub>		0.8		1.0		1.1	ns	
t <sub>CASC</sub>		0.7		0.8		1.0	ns	
t <sub>C</sub>		1.2		1.3		1.6	ns	
t <sub>CO</sub>		0.6		0.7		0.9	ns	
t <sub>COMB</sub>		0.5		0.6		0.7	ns	
t <sub>SU</sub>	1.2		1.4		1.7		ns	
t <sub>H</sub>	1.2		1.3		1.6		ns	
t <sub>PRE</sub>		0.7		0.8		0.9	ns	
t <sub>CLR</sub>		0.7		0.8		0.9	ns	
t <sub>CH</sub>	2.5		3.0		3.5		ns	
t <sub>CL</sub>	2.5		3.0		3.5		ns	

Table 107. EPF10K250A Device IOE Timing Microparameters       Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	l	
t <sub>IOD</sub>		1.2		1.3		1.6	ns	
t <sub>IOC</sub>		0.4		0.4		0.5	ns	
t <sub>IOCO</sub>		0.8		0.9		1.1	ns	
t <sub>IOCOMB</sub>		0.7		0.7		0.8	ns	
t <sub>IOSU</sub>	2.7		3.1		3.6		ns	
t <sub>IOH</sub>	0.2		0.3		0.3		ns	
t <sub>IOCLR</sub>		1.2		1.3		1.6	ns	
t <sub>OD1</sub>		3.2		3.6		4.2	ns	
t <sub>OD2</sub>		5.9		6.7		7.8	ns	
t <sub>OD3</sub>		8.7		9.8		11.5	ns	
t <sub>XZ</sub>		3.8		4.3		5.0	ns	
t <sub>ZX1</sub>		3.8		4.3		5.0	ns	
t <sub>ZX2</sub>		6.5		7.4		8.6	ns	
t <sub>ZX3</sub>		9.3		10.5		12.3	ns	
t <sub>INREG</sub>		8.2		9.3		10.9	ns	
t <sub>IOFD</sub>		9.0		10.2		12.0	ns	
t <sub>INCOMB</sub>		9.0		10.2		12.0	ns	



#### Figure 32. I<sub>CCACTIVE</sub> vs. Operating Frequency (Part 3 of 3)

### Configuration & Operation

The FLEX 10K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

See Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices) for detailed descriptions of device configuration options, device configuration pins, and for information on configuring FLEX 10K devices, including sample schematics, timing diagrams, and configuration parameters.

#### **Operating Modes**

The FLEX 10K architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as VCC rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10K POR time does not exceed 50 µs.

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.