E·XFL

Intel - EPF10K10ATC100-3N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	6144
Number of I/O	66
Number of Gates	31000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k10atc100-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10K Device Features									
Feature	EPF10K70	EPF10K100 EPF10K100A	EPF10K130V	EPF10K250A					
Typical gates (logic and RAM) (1)	70,000	100,000	130,000	250,000					
Maximum system gates	118,000	158,000	211,000	310,000					
LEs	3,744	4,992	6,656	12,160					
LABs	468	624	832	1,520					
EABs	9	12	16	20					
Total RAM bits	18,432	24,576	32,768	40,960					
Maximum user I/O pins	358	406	470	470					

Note to tables:

(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.

...and More Features

- Devices are fabricated on advanced processes and operate with a 3.3-V or 5.0-V supply voltage (see Table 3
- In-circuit reconfigurability (ICR) via external configuration device, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required

Table 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices						
5.0-V Devices	3.3-V Devices					
EPF10K10	EPF10K10A					
EPF10K20	EPF10K30A					
EPF10K30	EPF10K50V					
EPF10K40	EPF10K100A					
EPF10K50	EPF10K130V					
EPF10K70	EPF10K250A					
EPF10K100						

- Flexible interconnect
 - FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Tri-state emulation that implements internal tri-state buses
 - Up to six global clock signals and four global clear signals
- Powerful I/O pins
 - Individual tri-state output enable control for each pin
 - Open-drain option on each I/O pin
 - Programmable output slew-rate control to reduce switching noise
 - FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
 - Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
 - Pin-compatibility with other FLEX 10K devices in the same package
 - FineLine BGA[™] packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic





Figure 4. FLEX 10K Embedded Array Block

`EAB Local Interconnect (1)

Note:

 EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 EAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26. The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect; one drives the local interconnect and the other drives either the row or column FastTrack Interconnect. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10K architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from oddnumbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50 device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB.

Cascade Chain

With the cascade chain, the FLEX 10K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.7 ns per LE. Cascade chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50 device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 8 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is as low as 1.6 ns; the cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is needed to decode a 16-bit address.



Figure 8. Cascade Chain Operation

Altera Corporation

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

I/O Element

An I/O element (IOE) contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clockto-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE and, the data input and output enable register should be LE registers placed adjacent to the bidirectional pin. The Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 13 shows the bidirectional I/O registers. Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices; it provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, an LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chip-wide reset signal will reset all IOE registers, overriding any other control signals.

Tables 8 and 9 list the sources for each peripheral control signal, and the rows that can drive global signals. These tables also show how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals.

Figure 15. FLEX 10K Column-to-IOE Connections

The values for m and n are provided in Table 11.



Table 11 lists the FLEX 10K column-to-IOE interconnect resources.

Table 11. FLEX 10K Column-to-IOE Interconnect Resources										
Device	Channels per Column (<i>n</i>)	Column Channel per Pin (<i>m</i>)								
EPF10K10 EPF10K10A	24	16								
EPF10K20	24	16								
EPF10K30 EPF10K30A	24	16								
EPF10K40	24	16								
EPF10K50 EPF10K50V	24	16								
EPF10K70	24	16								
EPF10K100 EPF10K100A	24	16								
EPF10K130V	32	24								
EPF10K250A	40	32								

Tables 22 through 25 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for EPF10K50V and EPF10K130V devices.

Table 2	2. EPF10K50V & EPF10K130V L	Note (1)			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
TJ	Junction temperature	Ceramic packages, under bias		150	°C
		RQFP and BGA packages, under bias		135	°C

Table 2	Table 23. EPF10K50V & EPF10K130V Device Recommended Operating Conditions									
Symbol	Parameter	Conditions	Min	Max	Unit					
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V					
V _{CCIO}	Supply voltage for output buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V					
VI	Input voltage	(5)	-0.5	5.75	V					
Vo	Output voltage		0	V _{CCIO}	V					
Τ _Α	Ambient temperature	For commercial use	0	70	°C					
		For industrial use	-40	85	°C					
Τ _J	Operating temperature	For commercial use	0	85	°C					
		For industrial use	-40	100	°C					
t _R	Input rise time			40	ns					
t _F	Input fall time			40	ns					

Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t _{LUT}		1.4		1.7	ns
t _{CLUT}		0.6		0.7	ns
t _{RLUT}		1.5		1.9	ns
t _{PACKED}		0.6		0.9	ns
t _{EN}		1.0		1.2	ns
t _{CICO}		0.2		0.3	ns
t _{CGEN}		0.9		1.2	ns
t _{CGENR}		0.9		1.2	ns
t _{CASC}		0.8		0.9	ns
t _C		1.3		1.5	ns
t _{CO}		0.9		1.1	ns
t _{COMB}		0.5		0.6	ns
t _{SU}	1.3		2.5		ns
t _H	1.4		1.6		ns
t _{PRE}		1.0		1.2	ns
t _{CLR}		1.0		1.2	ns
t _{CH}	4.0		4.0		ns
t _{Cl}	4.0		4.0		ns

Table 58. EPF10K70 Device IOE Timing Microparameters Note (1)							
Symbol	-2 Spee	d Grade	-3 Spe	ed Grade	-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{IOD}		0.0		0.0		0.0	ns
t _{IOC}		0.4		0.5		0.7	ns
t _{IOCO}		0.4		0.4		0.9	ns
t _{IOCOMB}		0.0		0.0		0.0	ns
t _{IOSU}	4.5		5.0		6.2		ns
t _{IOH}	0.4		0.5		0.7		ns
t _{IOCLR}		0.6		0.7		1.6	ns
t _{OD1}		3.6		4.0		5.0	ns
t _{OD2}		5.6		6.3		7.3	ns
t _{OD3}		6.9		7.7		8.7	ns
t _{XZ}		5.5		6.2		6.8	ns
t _{ZX1}		5.5		6.2		6.8	ns
t _{ZX2}		7.5		8.5		9.1	ns
t _{ZX3}		8.8		9.9		10.5	ns
t _{INREG}		8.0		9.0		10.2	ns
t _{IOFD}		7.2		8.1		10.3	ns
t _{INCOMB}		7.2		8.1		10.3	ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 59. EPF10K70 Device EAB Internal Microparameters Note (1)								
Symbol	-2 Spee	d Grade	-3 Spee	ed Grade	-4 Spe	-4 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t _{EABDATA1}		1.3		1.5		1.9	ns	
t _{EABDATA2}		4.3		4.8		6.0	ns	
t _{EABWE1}		0.9		1.0		1.2	ns	
t _{EABWE2}		4.5		5.0		6.2	ns	
t _{EABCLK}		0.9		1.0		2.2	ns	
t _{EABCO}		0.4		0.5		0.6	ns	
t _{EABBYPASS}		1.3		1.5		1.9	ns	
t _{EABSU}	1.3		1.5		1.8		ns	
t _{EABH}	1.8		2.0		2.5		ns	
t _{AA}		7.8		8.7		10.7	ns	
t _{WP}	5.2		5.8		7.2		ns	
t _{WDSU}	1.4		1.6		2.0		ns	
t _{WDH}	0.3		0.3		0.4		ns	
t _{WASU}	0.4		0.5		0.6		ns	
t _{WAH}	0.9		1.0		1.2		ns	
t _{WO}		4.5		5.0		6.2	ns	
t _{DD}		4.5		5.0		6.2	ns	
t _{EABOUT}		0.4		0.5		0.6	ns	
t _{EABCH}	4.0		4.0		4.0		ns	
t _{EABCL}	5.2		5.8		7.2		ns	

Table 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)								
Symbol	-2 Spee	ed Grade	-3 Spee	ed Grade	-4 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		6.6		7.3		8.8	ns	
t _{DIN2LE}		4.2		4.8		6.0	ns	
t _{DIN2DATA}		6.5		7.1		10.8	ns	
t _{DCLK2IOE}		5.5		6.2		7.7	ns	
t _{DCLK2LE}		4.2		4.8		6.0	ns	
t _{SAMELAB}		0.4		0.4		0.5	ns	
t _{SAMEROW}		4.8		4.9		5.5	ns	
t _{SAMECOLUMN}		3.3		3.4		3.7	ns	
t _{DIFFROW}		8.1		8.3		9.2	ns	
t _{TWOROWS}		12.9		13.2		14.7	ns	
t _{LEPERIPH}		5.5		5.7		6.5	ns	
t _{LABCARRY}		0.8		0.9		1.1	ns	
t _{LABCASC}		2.7		3.0		3.2	ns	

Table 62. EPF10K70 Device External Timing Parameters Note (1)								
Symbol	-2 Speed Grade -3 Speed Grade		-4 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max		
t _{DRR}		17.2		19.1		24.2	ns	
t _{INSU} (2), (3)	6.6		7.3		8.0		ns	
t _{INH} (3)	0.0		0.0		0.0		ns	
t _{outco} (3)	2.0	9.9	2.0	11.1	2.0	14.3	ns	

Table 63. EPF10K70 Device External Bidirectional Timing Parameters

Note (1)

Symbol	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	7.4		8.1		10.4		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	9.9	2.0	11.1	2.0	14.3	ns
t _{XZBIDIR}		13.7		15.4		18.5	ns
tZXBIDIR		13.7		15.4		18.5	ns

Г

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 99 through 105 show EPF10K100A device internal and external timing parameters.

Symbol _1 Speed Grade _2 Speed Grade _3 Speed Grade								
Symbol	-1 Spec	ed Grade	-2 Spe	ed Grade	-3 Spee	-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{LUT}		1.0		1.2		1.4	ns	
t _{CLUT}		0.8		0.9		1.1	ns	
t _{RLUT}		1.4		1.6		1.9	ns	
t _{PACKED}		0.4		0.5		0.5	ns	
t _{EN}		0.6		0.7		0.8	ns	
t _{CICO}		0.2		0.2		0.3	ns	
t _{CGEN}		0.4		0.4		0.6	ns	
t _{CGENR}		0.6		0.7		0.8	ns	
t _{CASC}		0.7		0.9		1.0	ns	
t _C		0.9		1.0		1.2	ns	
t _{CO}		0.2		0.3		0.3	ns	
t _{COMB}		0.6		0.7		0.8	ns	
t _{SU}	0.8		1.0		1.2		ns	
t _H	0.3		0.5		0.5		ns	
t _{PRE}		0.3		0.3		0.4	ns	
t _{CLR}		0.3		0.3		0.4	ns	
t _{CH}	2.5		3.5		4.0		ns	
t _{CL}	2.5		3.5		4.0		ns	

Table 107. EPF10K250A Device IOE Timing Microparameters Note (1)								
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{IOD}		1.2		1.3		1.6	ns	
t _{IOC}		0.4		0.4		0.5	ns	
t _{IOCO}		0.8		0.9		1.1	ns	
t _{IOCOMB}		0.7		0.7		0.8	ns	
t _{IOSU}	2.7		3.1		3.6		ns	
t _{IOH}	0.2		0.3		0.3		ns	
t _{IOCLR}		1.2		1.3		1.6	ns	
t _{OD1}		3.2		3.6		4.2	ns	
t _{OD2}		5.9		6.7		7.8	ns	
t _{OD3}		8.7		9.8		11.5	ns	
t _{XZ}		3.8		4.3		5.0	ns	
t _{ZX1}		3.8		4.3		5.0	ns	
t _{ZX2}		6.5		7.4		8.6	ns	
t _{ZX3}		9.3		10.5		12.3	ns	
t _{INREG}		8.2		9.3		10.9	ns	
t _{IOFD}		9.0		10.2		12.0	ns	
t _{INCOMB}		9.0		10.2		12.0	ns	

Table 110. EPF10K250A Device Interconnect Timing Microparameters Note (1)								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		7.8		8.5		9.4	ns	
t _{DIN2LE}		2.7		3.1		3.5	ns	
t _{DIN2DATA}		1.6		1.6		1.7	ns	
t _{DCLK2IOE}		3.6		4.0		4.6	ns	
t _{DCLK2LE}		2.7		3.1		3.5	ns	
t _{SAMELAB}		0.2		0.3		0.3	ns	
t _{SAMEROW}		6.7		7.3		8.2	ns	
t _{SAMECOLUMN}		2.5		2.7		3.0	ns	
t _{DIFFROW}		9.2		10.0		11.2	ns	
t _{TWOROWS}		15.9		17.3		19.4	ns	
t _{LEPERIPH}		7.5		8.1		8.9	ns	
t _{LABCARRY}		0.3		0.4		0.5	ns	
t _{LABCASC}		0.4		0.4		0.5	ns	

Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DRR}		15.0		17.0		20.0	ns		
t _{INSU} (2), (3)	6.9		8.0		9.4		ns		
t _{INH} (3)	0.0		0.0		0.0		ns		
t _{OUTCO} (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns		

TADIE TIZ. EPFTUKZOVA DEVICE EXTERNAT BIOTRECTIONAL TIMING PARAMETERS NOTE (Table 112. EPF10K250A Device External Bidirectio	onal Timing Parameters	Note (1)
--	--	------------------------	----------

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	9.3		10.6		12.7		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
toutcobidir	2.0	8.0	2.0	8.9	2.0	10.4	ns
t _{XZBIDIR}		10.8		12.2		14.2	ns
tZXBIDIR		10.8		12.2		14.2	ns

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 37 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 31 illustrates the incoming and generated clock specifications.

Figure 31. Specifications for the Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



Table 113 summarizes the ClockLock and ClockBoost parameters.

Table 113. ClockLock & ClockBoost Parameters (Part 1 of 2)									
Symbol	Parameter	Min	Тур	Max	Unit				
t _R	Input rise time			2	ns				
t _F	Input fall time			2	ns				
t _{INDUTY}	Input duty cycle	45		55	%				
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	30		80	MHz				
t _{CLK1}	Input clock period (ClockBoost clock multiplication factor equals 1) 12.5 33.3 ns				ns				
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16		50	MHz				
t _{CLK2}	Input clock period (ClockBoost clock multiplication factor equals 2)	20		62.5	ns				

Altera Corporation

SRAM configuration elements allow FLEX 10K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation.

The entire reconfiguration process may be completed in less than 320 ms using an EPF10K250A device with a DCLK frequency of 10 MHz. This process can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Refer to the configuration device data sheet to obtain the POR delay when using a configuration device method.

Programming Files

Despite being function- and pin-compatible, FLEX 10KA and FLEX 10KE devices are not programming- or configuration-file compatible with FLEX 10K devices. A design should be recompiled before it is transferred from a FLEX 10K device to an equivalent FLEX 10KA or FLEX 10KE device. This recompilation should be performed to create a new programming or configuration file and to check design timing on the faster FLEX 10KA or FLEX 10KE device. The programming or configuration files for EPF10K50 devices can program or configure an EPF10K50V device. However, Altera recommends recompiling a design for the EPF10K50V device when transferring it from the EPF10K50 device.

Configuration Schemes

The configuration data for a FLEX 10K device can be loaded with one of five configuration schemes (see Table 116), chosen on the basis of the target application. An EPC1, EPC2, EPC16, or EPC1441 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10K device, allowing automatic configuration on system power-up.

Multiple FLEX 10K devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 116. Data Sources for Configuration						
Configuration Scheme	Data Source					
Configuration device	EPC1, EPC2, EPC16, or EPC1441 configuration device					
Passive serial (PS)	BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or serial data source					
Passive parallel asynchronous (PPA)	Parallel data source					
Passive parallel synchronous (PPS)	Parallel data source					
JTAG	BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or microprocessor with Jam STAPL file or Jam Byte-Code file					

Device Pin-Outs

Revision History The information contained in the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet* version 4.2 supersedes information published in previous versions.

See the Altera web site (http://www.altera.com) or the Altera Digital

Version 4.2 Changes

Library for pin-out information.

The following change was made to version 4.2 of the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet*: updated Figure 13.

Version 4.1 Changes

The following changes were made to version 4.1 of the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet.*

- Updated General Description section
- Updated I/O Element section
- Updated SameFrame Pin-Outs section
- Updated Figure 16
- Updated Tables 13 and 116
- Added Note 9 to Table 19
- Added Note 10 to Table 24
- Added Note 10 to Table 28