E·XFL

Altera - EPF10K10ATC144-1N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status	Active
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	-
Number of I/O	102
Number of Gates	
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k10atc144-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible interconnect
 - FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Tri-state emulation that implements internal tri-state buses
 - Up to six global clock signals and four global clear signals
- Powerful I/O pins
 - Individual tri-state output enable control for each pin
 - Open-drain option on each I/O pin
 - Programmable output slew-rate control to reduce switching noise
 - FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
 - Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
 - Pin-compatibility with other FLEX 10K devices in the same package
 - FineLine BGA[™] packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic



For more information, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices)

FLEX 10K devices are supported by Altera development systems; single, integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet for more information.

Functional Description

Each FLEX 10K device contains an embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 2,048 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Cascade Chain

With the cascade chain, the FLEX 10K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.7 ns per LE. Cascade chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50 device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 8 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is as low as 1.6 ns; the cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is needed to decode a 16-bit address.




Figure 8. Cascade Chain Operation

Altera Corporation




Figure 11. LAB Connections to Row & Column Interconnect

Figure 13. Bidirectional I/O Registers




Figure 18 shows the timing requirements for the JTAG signals.

Figure 18. JTAG Waveforms




Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 1	6. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Мах	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high-impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns

Table 1	8. FLEX 10K 5.0-V Device Reco	mmended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
VI	Input voltage		-0.5	$V_{CCINT} + 0.5$	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
ТJ	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 2	7. FLEX 10KA 3.3-V Device Rec	ommended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _Α	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
ТJ	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns




Figure 23. Output Drive Characteristics for EPF10K250A Device

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay (*t*_{SAMEROW})
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.




Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 32 through 36 describe the FLEX 10K device internal timing parameters. These internal timing parameters are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and analysis. Tables 37 through 38 describe FLEX 10K external timing parameters.

Symbol	Parameter	Conditions
t _{LUT}	LUT delay for data-in	
t _{CLUT}	LUT delay for carry-in	
t _{RLUT}	LUT delay for LE register feedback	
t _{PACKED}	Data-in to packed register delay	
t _{EN}	LE register enable delay	
tcico	Carry-in to carry-out delay	
t _{CGEN}	Data-in to carry-out delay	
t _{CGENR}	LE register feedback to carry-out delay	
t _{CASC}	Cascade-in to cascade-out delay	
t _C	LE register control signal delay	
t _{CO}	LE register clock-to-output delay	
t _{COMB}	Combinatorial delay	

Symbol	-3 Spee	d Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t _{DIN2IOE}		8.4		10.2	ns
t _{DIN2LE}		3.6		4.8	ns
t _{DIN2DATA}		5.5		7.2	ns
t _{DCLK2IOE}		4.6		6.2	ns
t _{DCLK2LE}		3.6		4.8	ns
t _{SAMELAB}		0.3		0.3	ns
t _{SAMEROW}		3.3		3.7	ns
<i>t</i> SAMECOLUMN		3.9		4.1	ns
t _{DIFFROW}		7.2		7.8	ns
t _{TWOROWS}		10.5		11.5	ns
t _{LEPERIPH}		7.5		8.2	ns
t _{LABCARRY}		0.4		0.6	ns
t _{LABCASC}		2.4		3.0	ns

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t _{DRR}		17.2		21.1	ns
t _{INSU} (2), (3)	5.7		6.4		ns
t _{INH} (3)	0.0		0.0		ns
t оитсо ⁽³⁾	2.0	8.8	2.0	11.2	ns

Table 56. EPF10K30, EPF10K40 & EPF10K50 Device External Bidirectional Timing Parameters No										
Symbol	-3 Spe	ed Grade	-4 Spee	ed Grade	Unit					
	Min	Max	Min	Max						
t _{INSUBIDIR}	4.1		4.6		ns					
t _{INHBIDIR}	0.0		0.0		ns					
toutcobidir	2.0	8.8	2.0	11.2	ns					
t _{XZBIDIR}		12.3		15.0	ns					
t _{ZXBIDIR}		12.3		15.0	ns					

Symbol	-2 Speed	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		12.1		13.7		17.0	ns	
t _{EABRCCOMB}	12.1		13.7		17.0		ns	
t _{EABRCREG}	8.6		9.7		11.9		ns	
t _{EABWP}	5.2		5.8		7.2		ns	
t _{EABWCCOMB}	6.5		7.3		9.0		ns	
t _{EABWCREG}	11.6		13.0		16.0		ns	
t _{EABDD}		8.8		10.0		12.5	ns	
t _{EABDATACO}		1.7		2.0		3.4	ns	
t _{EABDATASU}	4.7		5.3		5.6		ns	
t _{EABDATAH}	0.0		0.0		0.0		ns	
t _{EABWESU}	4.9		5.5		5.8		ns	
t _{EABWEH}	0.0		0.0		0.0		ns	
t _{EABWDSU}	1.8		2.1		2.7		ns	
t _{EABWDH}	0.0		0.0		0.0		ns	
t _{EABWASU}	4.1		4.7		5.8		ns	
t _{EABWAH}	0.0		0.0		0.0		ns	
t _{EABWO}		8.4		9.5		11.8	ns	

Symbol	-3DX Sne	ed Grade	-3 Speed Grade		-4 Speed Grade		Unit
oyinbor	Min	Max	Min	Max	Min	Max	-
	IVIII		IVIII		IVIIII	-	
t _{EABDATA1}		1.5		1.5		1.9	ns
t _{EABDATA2}		4.8		4.8		6.0	ns
t _{EABWE1}		1.0		1.0		1.2	ns
t _{EABWE2}		5.0		5.0		6.2	ns
t _{EABCLK}		1.0		1.0		2.2	ns
t _{EABCO}		0.5		0.5		0.6	ns
t _{EABBYPASS}		1.5		1.5		1.9	ns
t _{EABSU}	1.5		1.5		1.8		ns
t _{EABH}	2.0		2.0		2.5		ns
t _{AA}		8.7		8.7		10.7	ns
t _{WP}	5.8		5.8		7.2		ns
t _{WDSU}	1.6		1.6		2.0		ns
t _{WDH}	0.3		0.3		0.4		ns
t _{WASU}	0.5		0.5		0.6		ns
t _{WAH}	1.0		1.0		1.2		ns
t _{WO}		5.0		5.0		6.2	ns
t _{DD}		5.0		5.0		6.2	ns
t _{EABOUT}		0.5		0.5		0.6	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	5.8		5.8	ĺ	7.2		ns

Table 68. EPF10K100 Device Interconn	-		1	Note (1)			Unit
Symbol	-3DX Spe	eed Grade	-3 Spee	-3 Speed Grade		-4 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		10.3		10.3		12.2	ns
t _{DIN2LE}		4.8		4.8		6.0	ns
t _{DIN2DATA}		7.3		7.3		11.0	ns
t _{DCLK2IOE} without ClockLock or ClockBoost circuitry		6.2		6.2		7.7	ns
<i>t_{DCLK2IOE}</i> with ClockLock or ClockBoost circuitry		2.3		-		-	ns
<i>t_{DCLK2LE}</i> without ClockLock or ClockBoost circuitry		4.8		4.8		6.0	ns
<i>t_{DCLK2LE}</i> with ClockLock or ClockBoost circuitry		2.3		-		-	ns
t _{SAMELAB}		0.4		0.4		0.5	ns
t _{SAMEROW}		4.9		4.9		5.5	ns
t _{SAMECOLUMN}		5.1		5.1		5.4	ns
t _{DIFFROW}		10.0		10.0		10.9	ns
t _{TWOROWS}		14.9		14.9		16.4	ns
t _{LEPERIPH}		6.9		6.9		8.1	ns
t _{LABCARRY}		0.9		0.9		1.1	ns
t _{LABCASC}		3.0		3.0		3.2	ns

Altera Corporation

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	ade -3 Speed Grade		-4 Spee	ed Grade	Unit
	Min	Мах	Min	Max	Min	Мах	Min	Max	
t _{IOD}		1.2		1.6		1.9		2.1	ns
t _{IOC}		0.3		0.4		0.5		0.5	ns
t _{IOCO}		0.3		0.3		0.4		0.4	ns
t _{IOCOMB}		0.0		0.0		0.0		0.0	ns
t _{IOSU}	2.8		2.8		3.4		3.9		ns
t _{IOH}	0.7		0.8		1.0		1.4		ns
t _{IOCLR}		0.5		0.6		0.7		0.7	ns
t _{OD1}		2.8		3.2		3.9		4.7	ns
t _{OD2}		-		-		-		-	ns
t _{OD3}		6.5		6.9		7.6		8.4	ns
t _{XZ}		2.8		3.1		3.8		4.6	ns
t _{ZX1}		2.8		3.1		3.8		4.6	ns
t _{ZX2}		-		-		-		-	ns
t _{ZX3}		6.5		6.8		7.5		8.3	ns
t _{INREG}		5.0		5.7		7.0		9.0	ns
t _{IOFD}		1.5		1.9		2.3		2.7	ns
t _{INCOMB}		1.5		1.9		2.3		2.7	ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Symbol	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	1
t _{EABDATA1}		1.9		2.4		2.4	ns
t _{EABDATA2}		3.7		4.7		4.7	ns
t _{EABWE1}		1.9		2.4		2.4	ns
t _{EABWE2}		3.7		4.7		4.7	ns
t _{EABCLK}		0.7		0.9		0.9	ns
t _{EABCO}		0.5		0.6		0.6	ns
t _{EABBYPASS}		0.6		0.8		0.8	ns
t _{EABSU}	1.4		1.8		1.8		ns
t _{EABH}	0.0		0.0		0.0		ns
t _{AA}		5.6		7.1		7.1	ns
t _{WP}	3.7		4.7		4.7		ns
t _{WDSU}	4.6		5.9		5.9		ns
t _{WDH}	0.0		0.0		0.0		ns
t _{WASU}	3.9		5.0		5.0		ns
t _{WAH}	0.0		0.0		0.0		ns
t _{WO}		5.6		7.1		7.1	ns
t _{DD}		5.6		7.1		7.1	ns
t _{EABOUT}		2.4		3.1		3.1	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	4.0		4.7		4.7		ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	-
t _{EABDATA1}		5.5		6.5		8.5	ns
t _{EABDATA2}		1.1		1.3		1.8	ns
t _{EABWE1}		2.4		2.8		3.7	ns
t _{EABWE2}		2.1		2.5		3.2	ns
t _{EABCLK}		0.0		0.0		0.2	ns
t _{EABCO}		1.7		2.0		2.6	ns
t _{EABBYPASS}		0.0		0.0		0.3	ns
t _{EABSU}	1.2		1.4		1.9		ns
t _{EABH}	0.1		0.1		0.3		ns
t _{AA}		4.2		5.0		6.5	ns
t _{WP}	3.8		4.5		5.9		ns
t _{WDSU}	0.1		0.1		0.2		ns
t _{WDH}	0.1		0.1		0.2		ns
t _{WASU}	0.1		0.1		0.2		ns
t _{WAH}	0.1		0.1		0.2		ns
t _{WO}		3.7		4.4		6.4	ns
t _{DD}		3.7		4.4		6.4	ns
t _{EABOUT}		0.0		0.1		0.6	ns
t _{EABCH}	3.0		3.5		4.0		ns
t _{EABCL}	3.8		4.5		5.9		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t _{IOD}		2.5		2.9		3.4	ns
t _{IOC}		0.3		0.3		0.4	ns
t _{IOCO}		0.2		0.2		0.3	ns
t _{IOCOMB}		0.5		0.6		0.7	ns
t _{IOSU}	1.3		1.7		1.8		ns
t _{IOH}	0.2		0.2		0.3		ns
t _{IOCLR}		1.0		1.2		1.4	ns
t _{OD1}		2.2		2.6		3.0	ns
t _{OD2}		4.5		5.3		6.1	ns
t _{OD3}		6.8		7.9		9.3	ns
t _{XZ}		2.7		3.1		3.7	ns
t _{ZX1}		2.7		3.1		3.7	ns
t _{ZX2}		5.0		5.8		6.8	ns
t _{ZX3}		7.3		8.4		10.0	ns
t _{INREG}		5.3		6.1		7.2	ns
t _{IOFD}		4.7		5.5		6.4	ns
t _{INCOMB}		4.7		5.5		6.4	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t _{EABDATA1}		1.8		2.1		2.4	ns
t _{EABDATA2}		3.2		3.7		4.4	ns
t _{EABWE1}		0.8		0.9		1.1	ns
t _{EABWE2}		2.3		2.7		3.1	ns
t _{EABCLK}		0.8		0.9		1.1	ns
t _{EABCO}		1.0		1.1		1.4	ns
t _{EABBYPASS}		0.3		0.3		0.4	ns
t _{EABSU}	1.3		1.5		1.8		ns
t _{EABH}	0.4		0.5		0.5		ns
t _{AA}		4.1		4.8		5.6	ns
t _{WP}	3.2		3.7		4.4		ns
t _{WDSU}	2.4		2.8		3.3		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	0.2		0.2		0.3		ns
t _{WAH}	0.0		0.0		0.0		ns
t _{WO}		3.4		3.9		4.6	ns
t _{DD}		3.4		3.9		4.6	ns
t EABOUT		0.3		0.3		0.4	ns
t _{EABCH}	2.5		3.5		4.0		ns
t _{EABCL}	3.2		3.7		4.4		ns

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 106 through 112 show EPF10K250A device internal and external timing parameters.

Table 106. EPF10K250A Device LE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.9		1.0		1.4	ns
t _{CLUT}		1.2		1.3		1.6	ns
t _{RLUT}		2.0		2.3		2.7	ns
t _{PACKED}		0.4		0.4		0.5	ns
t _{EN}		1.4		1.6		1.9	ns
t _{CICO}		0.2		0.3		0.3	ns
t _{CGEN}		0.4		0.6		0.6	ns
t _{CGENR}		0.8		1.0		1.1	ns
t _{CASC}		0.7		0.8		1.0	ns
t _C		1.2		1.3		1.6	ns
t _{CO}		0.6		0.7		0.9	ns
t _{COMB}		0.5		0.6		0.7	ns
t _{SU}	1.2		1.4		1.7		ns
t _H	1.2		1.3		1.6		ns
t _{PRE}		0.7		0.8		0.9	ns
t _{CLR}		0.7		0.8		0.9	ns
t _{CH}	2.5		3.0		3.5		ns
t _{CL}	2.5		3.0		3.5		ns