

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	6144
Number of I/O	102
Number of Gates	31000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k10ati144-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.


Signal interconnections within FLEX 10K devices and to and from device pins are provided by the FastTrack Interconnect, a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.6 ns and hold times of 0 ns; as outputs, these registers provide clock-to-output times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10K architecture. Each group of LEs is combined into an LAB; LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.

Larger blocks of RAM are created by combining multiple EABs. For example, two 256×8 RAM blocks can be combined to form a 256×16 RAM block; two 512×4 blocks of RAM can be combined to form a 512×8 RAM block. See Figure 3.

Figure 3. Examples of Combining EABs



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. Altera's software automatically combines EABs to meet a designer's RAM specifications.


EABs provide flexible options for driving and controlling clock signals. Different clocks can be used for the EAB inputs and outputs. Registers can be independently inserted on the data input, EAB output, or the address and WE inputs. The global signals and the EAB local interconnect can drive the WE signal. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control the WE signal or the EAB clock signals.

Each EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs. See Figure 4.

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. See Figure 5.

Figure 5. FLEX 10K LAB



Notes:

- (1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.
- (2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 34 LABs.

FastTrack Interconnect

In the FLEX 10K architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the device. The column interconnect routes signals between rows and can drive I/O pins.

A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in an LAB drive the row interconnect.

Each column of LABs is served by a dedicated column interconnect. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must be routed to the row interconnect before it can enter an LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, an LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This routing flexibility enables routing resources to be used more efficiently. See Figure 11.

Table 13. FLEX 10K	JTAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	These instructions are used when configuring a FLEX 10K device via JTAG ports with a BitBlaster, or ByteBlasterMV or MasterBlaster download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.

The instruction register length of FLEX 10K devices is 10 bits. The USERCODE register length in FLEX 10K devices is 32 bits; 7 bits are determined by the user, and 25 bits are predetermined. Tables 14 and 15 show the boundary-scan register length and device IDCODE information for FLEX 10K devices.

Device	Boundary-Scan Register Length
EPF10K10, EPF10K10A	480
EPF10K20	624
EPF10K30, EPF10K30A	768
EPF10K40	864
EPF10K50, EPF10K50V	960
EPF10K70	1,104
EPF10K100, EPF10K100A	1,248
EPF10K130V	1,440
EPF10K250A	1,440

Figure 18 shows the timing requirements for the JTAG signals.




Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 1	6. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high-impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (5) Typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 5.0$ V.
- (6) These values are specified under the Recommended Operation Condition shown in Table 18 on page 45.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) This value is specified for normal device operation. The value may vary during power-up.
- (10) Capacitance is sample-tested only.

Figure 20 shows the typical output drive characteristics of FLEX 10K devices with 5.0-V and 3.3-V $V_{\rm CCIO}$. The output driver is compliant with the 5.0-V *PCI Local Bus Specification, Revision 2.2* (for 5.0-V $V_{\rm CCIO}$).

Figure 20. Output Drive Characteristics of FLEX 10K Devices




Figure 21 shows the typical output drive characteristics of EPF10K50V and EPF10K130V devices.

Typical I_O
Output
Current (mA)

40

V_{CC} = 3.3 V
Room Temperature

1
2

V_O Output Voltage (V)

Figure 21. Output Drive Characteristics of EPF10K50V & EPF10K130V Devices

Tables 26 through 31 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 3.3-V FLEX 10K devices.

Table 2	6. FLEX 10KA 3.3-V Device A	bsolute Maximum Ratings Note ((1)		
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V
V _I	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	° C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
TJ	Junction temperature	Ceramic packages, under bias		150	° C
		PQFP, TQFP, RQFP, and BGA		135	° C
		packages, under bias			

Figure 22 shows the typical output drive characteristics of EPF10K10A, EPF10K30A, EPF10K100A, and EPF10K250A devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compliant with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (with 3.3-V V_{CCIO}). Moreover, device analysis shows that the EPF10K10A, EPF10K30A, and EPF 10K100A devices can drive a 5.0-V PCI bus with eight or fewer loads.

60 H 60 H I_{OL} I_{OL} 50 50 40 40 $V_{CCINT} = 3.3 V$ $V_{CCINT} = 3.3 V$ $V_{CCIO} = 3.3 V$ $V_{CCIO} = 2.5 V$ Typical I_O Typical I_O Room Temperature Room Temperature 30 30 Output Output Current (mA) Current (mA) 20 20 10 10 I_{OH} I_{OH} V_O Output Voltage (V) Vo Output Voltage (V)

Figure 22. Output Drive Characteristics for EPF10K10A, EPF10K30A & EPF10K100A Devices

Figure 23 shows the typical output drive characteristics of the EPF10K250A device with 3.3-V and 2.5-V $V_{\rm CCIO}$.

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions: $V_{CCIO} = 5.0 \text{ V} \pm 5\%$ for commercial use in FLEX 10K devices.

 V_{CCIO} = 5.0 V ± 10% for industrial use in FLEX 10K devices.


 $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in FLEX 10KA devices.

- (3) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in FLEX 10K devices.
 - V_{CCIO} = 2.5 V ± 0.2 V for commercial or industrial use in FLEX 10KA devices.
- (4) Operating conditions: $V_{CCIO} = 2.5 \text{ V}$, 3.3 V, or 5.0 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (9) Contact Altera Applications for test circuit specifications and test conditions.
- (10) These timing parameters are sample-tested only.


Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 34.

Figure 29. EAB Asynchronous Timing Waveforms

EAB Asynchronous Read



EAB Asynchronous Write



Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t_{LUT}		1.4		1.7	ns
t _{CLUT}		0.6		0.7	ns
t _{RLUT}		1.5		1.9	ns
t _{PACKED}		0.6		0.9	ns
t_{EN}		1.0		1.2	ns
t _{CICO}		0.2		0.3	ns
t _{CGEN}		0.9		1.2	ns
t _{CGENR}		0.9		1.2	ns
t _{CASC}		0.8		0.9	ns
$t_{\mathbb{C}}$		1.3		1.5	ns
t_{CO}		0.9		1.1	ns
t_{COMB}		0.5		0.6	ns
t _{SU}	1.3		2.5		ns
t_H	1.4		1.6		ns
t _{PRE}		1.0		1.2	ns
t _{CLR}		1.0		1.2	ns
t _{CH}	4.0		4.0		ns
t_{CL}	4.0		4.0		ns

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 57 through 63 show EPF10K70 device internal and external timing parameters.

Symbol	-2 Speed Grade		-3 Spee	-3 Speed Grade		d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t_{LUT}		1.3		1.5		2.0	ns	
t _{CLUT}		0.4		0.4		0.5	ns	
t _{RLUT}		1.5		1.6		2.0	ns	
t _{PACKED}		0.8		0.9		1.3	ns	
t _{EN}		0.8		0.9		1.2	ns	
t _{CICO}		0.2		0.2		0.3	ns	
t _{CGEN}		1.0		1.1		1.4	ns	
t _{CGENR}		1.1		1.2		1.5	ns	
t _{CASC}		1.0		1.1		1.3	ns	
$t_{\mathbb{C}}$		0.7		0.8		1.0	ns	
t_{CO}		0.9		1.0		1.4	ns	
t _{COMB}		0.4		0.5		0.7	ns	
t _{SU}	1.9		2.1		2.6		ns	
t _H	2.1		2.3		3.1		ns	
t _{PRE}		0.9		1.0		1.4	ns	
t _{CLR}		0.9		1.0		1.4	ns	
t _{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	

Table 66. EPF10K100 Device EAB Internal Microparameters Note (1)									
Symbol	-3DX Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABDATA1}		1.5		1.5		1.9	ns		
t _{EABDATA2}		4.8		4.8		6.0	ns		
t _{EABWE1}		1.0		1.0		1.2	ns		
t _{EABWE2}		5.0		5.0		6.2	ns		
t _{EABCLK}		1.0		1.0		2.2	ns		
t _{EABCO}		0.5		0.5		0.6	ns		
t _{EABBYPASS}		1.5		1.5		1.9	ns		
t _{EABSU}	1.5		1.5		1.8		ns		
t _{EABH}	2.0		2.0		2.5		ns		
t_{AA}		8.7		8.7		10.7	ns		
t_{WP}	5.8		5.8		7.2		ns		
t _{WDSU}	1.6		1.6		2.0		ns		
t _{WDH}	0.3		0.3		0.4		ns		
t _{WASU}	0.5		0.5		0.6		ns		
t _{WAH}	1.0		1.0		1.2		ns		
t_{WO}		5.0		5.0		6.2	ns		
t_{DD}		5.0		5.0		6.2	ns		
t _{EABOUT}		0.5		0.5		0.6	ns		
t _{EABCH}	4.0		4.0		4.0		ns		
t _{EABCL}	5.8		5.8		7.2		ns		

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 78 through 84 show EPF10K130V device internal and external timing parameters.

Symbol	-2 Speed Grade		-3 Spee	-3 Speed Grade		d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t_{LUT}		1.3		1.8		2.3	ns	
t _{CLUT}		0.5		0.7		0.9	ns	
t _{RLUT}		1.2		1.7		2.2	ns	
t _{PACKED}		0.5		0.6		0.7	ns	
t_{EN}		0.6		0.8		1.0	ns	
t_{CICO}		0.2		0.3		0.4	ns	
t _{CGEN}		0.3		0.4		0.5	ns	
t _{CGENR}		0.7		1.0		1.3	ns	
t_{CASC}		0.9		1.2		1.5	ns	
$t_{\rm C}$		1.9		2.4		3.0	ns	
t_{CO}		0.6		0.9		1.1	ns	
t _{COMB}		0.5		0.7		0.9	ns	
t _{SU}	0.2		0.2		0.3		ns	
t _H	0.0		0.0		0.0		ns	
t _{PRE}		2.4		3.1		3.9	ns	
t _{CLR}		2.4		3.1		3.9	ns	
t _{CH}	4.0		4.0		4.0		ns	
t_{CL}	4.0		4.0		4.0		ns	

Symbol	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.9		2.4		2.4	ns
t _{EABDATA2}		3.7		4.7		4.7	ns
t _{EABWE1}		1.9		2.4		2.4	ns
t _{EABWE2}		3.7		4.7		4.7	ns
t _{EABCLK}		0.7		0.9		0.9	ns
t _{EABCO}		0.5		0.6		0.6	ns
t _{EABBYPASS}		0.6		0.8		0.8	ns
t _{EABSU}	1.4		1.8		1.8		ns
t _{EABH}	0.0		0.0		0.0		ns
t_{AA}		5.6		7.1		7.1	ns
t_{WP}	3.7		4.7		4.7		ns
t_{WDSU}	4.6		5.9		5.9		ns
t _{WDH}	0.0		0.0		0.0		ns
t _{WASU}	3.9		5.0		5.0		ns
t _{WAH}	0.0		0.0		0.0		ns
t_{WO}		5.6		7.1		7.1	ns
t_{DD}		5.6		7.1		7.1	ns
t _{EABOUT}		2.4		3.1		3.1	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	4.0		4.7		4.7		ns

Symbol	-2 Speed Grade		-3 Spee	-3 Speed Grade		ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		11.2		14.2		14.2	ns	
t _{EABRCCOMB}	11.1		14.2		14.2		ns	
t _{EABRCREG}	8.5		10.8		10.8		ns	
t _{EABWP}	3.7		4.7		4.7		ns	
t _{EABWCCOMB}	7.6		9.7		9.7		ns	
t _{EABWCREG}	14.0		17.8		17.8		ns	
t _{EABDD}		11.1		14.2		14.2	ns	
t _{EABDATACO}		3.6		4.6		4.6	ns	
t _{EABDATASU}	4.4		5.6		5.6		ns	
t _{EABDATAH}	0.0		0.0		0.0		ns	
t _{EABWESU}	4.4		5.6		5.6		ns	
t _{EABWEH}	0.0		0.0		0.0		ns	
t _{EABWDSU}	4.6		5.9		5.9		ns	
t _{EABWDH}	0.0		0.0		0.0		ns	
t _{EABWASU}	3.9		5.0		5.0		ns	
t _{EABWAH}	0.0		0.0		0.0		ns	
t _{EABWO}		11.1		14.2		14.2	ns	

Symbol	-1 Spee	-1 Speed Grade		d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		4.2		5.0		6.5	ns
t _{DIN2LE}		2.2		2.6		3.4	ns
t _{DIN2DATA}		4.3		5.2		7.1	ns
t _{DCLK2IOE}		4.2		4.9		6.6	ns
t _{DCLK2LE}		2.2		2.6		3.4	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		2.2		2.4		2.9	ns
t _{SAME} COLUMN		0.8		1.0		1.4	ns
t _{DIFFROW}		3.0		3.4		4.3	ns
t _{TWOROWS}		5.2		5.8		7.2	ns
t _{LEPERIPH}		1.8		2.2		2.8	ns
t _{LABCARRY}		0.5		0.5		0.7	ns
t _{LABCASC}		0.9		1.0		1.5	ns

Table 90. EPF10K10A External Reference Timing Parameters Note (1)										
Symbol	-1 Spec	ed Grade	-2 Speed Grade -3 Spe			d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		10.0		12.0		16.0	ns			
t _{INSU} (2), (3)	1.6		2.1		2.8		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{outco} (3)	2.0	5.8	2.0	6.9	2.0	9.2	ns			

Table 91. EPF10K10A Device External Bidirectional Timing Parameters Note (1)									
Symbol	-2 Spec	-2 Speed Grade -3 Speed Gra			le -4 Speed Grade				
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR}	2.4		3.3		4.5		ns		
t _{INHBIDIR}	0.0		0.0		0.0		ns		
toutcobidir	2.0	5.8	2.0	6.9	2.0	9.2	ns		
t _{XZBIDIR}		6.3		7.5		9.9	ns		
t _{ZXBIDIR}		6.3		7.5		9.9	ns		

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 92 through 98 show EPF10K30A device internal and external timing parameters.

Table 92. EPF10K30A Device LE Timing Microparameters Note (1)									
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Spe	Unit			
	Min	Max	Min	Max	Min	Max			
t_{LUT}		0.8		1.1		1.5	ns		
t _{CLUT}		0.6		0.7		1.0	ns		
t _{RLUT}		1.2		1.5		2.0	ns		
t _{PACKED}		0.6		0.6		1.0	ns		
t _{EN}		1.3		1.5		2.0	ns		
t _{CICO}		0.2		0.3		0.4	ns		
t _{CGEN}		0.8		1.0		1.3	ns		
t _{CGENR}		0.6		0.8		1.0	ns		
t _{CASC}		0.9		1.1		1.4	ns		
t_{C}		1.1		1.3		1.7	ns		
t_{CO}		0.4		0.6		0.7	ns		
t_{COMB}		0.6		0.7		0.9	ns		
t_{SU}	0.9		0.9		1.4		ns		
t_H	1.1		1.3		1.7		ns		
t _{PRE}		0.5		0.6		0.8	ns		
t _{CLR}		0.5		0.6		0.8	ns		
t _{CH}	3.0		3.5		4.0		ns		
t_{CL}	3.0		3.5		4.0		ns		

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		2.2		2.6		3.4	ns
t _{IOC}		0.3		0.3		0.5	ns
t _{IOCO}		0.2		0.2		0.3	ns
t _{IOCOMB}		0.5		0.6		0.8	ns
t _{IOSU}	1.4		1.7		2.2		ns

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 99 through 105 show EPF10K100A device internal and external timing parameters.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t_{LUT}		1.0		1.2		1.4	ns
t _{CLUT}		0.8		0.9		1.1	ns
t _{RLUT}		1.4		1.6		1.9	ns
t _{PACKED}		0.4		0.5		0.5	ns
t_{EN}		0.6		0.7		0.8	ns
t _{CICO}		0.2		0.2		0.3	ns
t _{CGEN}		0.4		0.4		0.6	ns
t _{CGENR}		0.6		0.7		0.8	ns
t _{CASC}		0.7		0.9		1.0	ns
$t_{\rm C}$		0.9		1.0		1.2	ns
t_{CO}		0.2		0.3		0.3	ns
t _{COMB}		0.6		0.7		0.8	ns
t_{SU}	0.8		1.0		1.2		ns
t _H	0.3		0.5		0.5		ns
t _{PRE}		0.3		0.3		0.4	ns
t _{CLR}		0.3		0.3		0.4	ns
t _{CH}	2.5		3.5		4.0		ns
t_{CL}	2.5		3.5		4.0		ns

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		7.8		8.5		9.4	ns
t _{DIN2LE}		2.7		3.1		3.5	ns
t _{DIN2DATA}		1.6		1.6		1.7	ns
t _{DCLK2IOE}		3.6		4.0		4.6	ns
t _{DCLK2LE}		2.7		3.1		3.5	ns
t _{SAMELAB}		0.2		0.3		0.3	ns
t _{SAMEROW}		6.7		7.3		8.2	ns
t _{SAME} COLUMN		2.5		2.7		3.0	ns
t _{DIFFROW}		9.2		10.0		11.2	ns
t _{TWOROWS}		15.9		17.3		19.4	ns
t _{LEPERIPH}		7.5		8.1		8.9	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.4		0.4		0.5	ns

Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)									
Symbol	-1 Spec	ed Grade	-2 Spec	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{DRR}		15.0		17.0		20.0	ns		
t _{INSU} (2), (3)	6.9		8.0		9.4		ns		
t _{INH} (3)	0.0		0.0		0.0		ns		
t _{оитсо} (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns		

Table 112. EPF10K250A Device External Bidirectional Timing Parameters Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max	1		
t _{INSUBIDIR}	9.3		10.6		12.7		ns		
t _{INHBIDIR}	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR}	2.0	8.0	2.0	8.9	2.0	10.4	ns		
t _{XZBIDIR}		10.8		12.2		14.2	ns		
t _{ZXBIDIR}		10.8		12.2		14.2	ns		