



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	144
Number of Logic Elements/Cells	1152
Total RAM Bits	12288
Number of I/O	147
Number of Gates	63000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP Exposed Pad
Supplier Device Package	208-RQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k20rc208-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10K Package Options & I/O Pin CountNote (1)						
Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	
EPF10K10	59		102	134		
EPF10K10A		66	102	134		
EPF10K20			102	147	189	
EPF10K30				147	189	
EPF10K30A			102	147	189	
EPF10K40				147	189	
EPF10K50					189	
EPF10K50V					189	
EPF10K70					189	
EPF10K100						
EPF10K100A					189	
EPF10K130V						
EPF10K250A						

Device	503-Pin PGA	599-Pin PGA	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	600-Pin BGA	403-Pin PGA
EPF10K10		-					
EPF10K10A			150		150 (2)		
EPF10K20							
EPF10K30				246			
EPF10K30A			191	246	246		
EPF10K40							
EPF10K50				274			310
EPF10K50V				274			
EPF10K70	358						
EPF10K100	406						
EPF10K100A				274	369	406	
EPF10K130V		470				470	
EPF10K250A		470				470	

The FLEX 10K architecture is similar to that of embedded gate arrays, the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. In addition, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays provide reduced die area and increased speed compared to standard gate arrays. However, embedded megafunctions typically cannot be customized, limiting the designer's options. In contrast, FLEX 10K devices are programmable, providing the designer with full control over embedded megafunctions and general logic while facilitating iterative design changes during debugging.

Each FLEX 10K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), microcontroller, wide-data-path manipulation, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array: it is used to implement general logic, such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, EPC16, and EPC1441 configuration devices, which configure FLEX 10K devices via a serial data stream. Configuration data can also be downloaded from system RAM or from Altera's BitBlaster™ serial download cable or ByteBlasterMV™ parallel port download cable. After a FLEX 10K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 320 ms, real-time changes can be made during system operation.

FLEX 10K devices contain an optimized interface that permits microprocessors to configure FLEX 10K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10K device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to reconfigure the device.

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10K devices and to and from device pins are provided by the FastTrack Interconnect, a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.6 ns and hold times of 0 ns; as outputs, these registers provide clock-to-output times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10K architecture. Each group of LEs is combined into an LAB; LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.


#### Cascade Chain

With the cascade chain, the FLEX 10K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.7 ns per LE. Cascade chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50 device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 8 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is as low as 1.6 ns; the cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is needed to decode a 16-bit address.





# Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

# Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.


# Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

# Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.


Figure 10. LE Clear & Preset Modes




# **Asynchronous Load with Clear**

# labctrl1 (Asynchronous Load) PRN data3 (Data) NOT CLRN labctrl2 (Clear) Chip-Wide Reset

# **Asynchronous Load without Clear or Preset**



# **Asynchronous Load with Preset**



# Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to V<sub>CC</sub> to deactivate it.

Table 12 describes the FLEX 10K device supply voltages and MultiVolt  $\rm I/O$  support levels.

Devices	Supply Voltage (V)		MultiVolt I/O Sup	port Levels (V)
	V <sub>CCINT</sub>	V <sub>CCIO</sub>	Input	Output
FLEX 10K (1)	5.0	5.0	3.3 or 5.0	5.0
	5.0	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K50V (1)	3.3	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K130V	3.3	3.3	3.3 or 5.0	3.3 or 5.0
FLEX 10KA (1)	3.3	3.3	2.5, 3.3, or 5.0	3.3 or 5.0
	3.3	2.5	2.5, 3.3, or 5.0	2.5

#### Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V<sub>CCIO</sub> pins.

# Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam<sup>TM</sup> programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Table 2	9. 3.3-V Device Capacitance of	Device Capacitance of EPF10K10A & EPF10K30A Devices Note (12)				
Symbol	Parameter	Conditions	Min	Max	Unit	
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF	
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF	
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF	

Table 3	O. 3.3-V Device Capacitance of	<b>EPF10K100A Devices</b> Note (12)			
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		15	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz	•	10	pF

Table 3	Table 31. 3.3-V Device Capacitance of EPF10K250A Devices Note (12)				
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		15	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC voltage input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) FLEX 10KA device inputs may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C and  $V_{CC} = 3.3$  V.
- (7) These values are specified under the Recommended Operating Conditions shown in Table 27 on page 51.
- (8) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (9) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (10) This value is specified for normal device operation. The value may vary during power-up.
- (11) This parameter applies to all -1 speed grade commercial temperature devices and all -2 speed grade industrial-temperature devices.
- (12) Capacitance is sample-tested only.

Table 32. LE Timing Microparameters (Part 2 of 2) Note (1)				
Symbol	Parameter	Conditions		
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load			
t <sub>H</sub>	LE register hold time for data and enable signals after clock			
t <sub>PRE</sub>	LE register preset delay			
t <sub>CLR</sub>	LE register clear delay			
t <sub>CH</sub>	Minimum clock high time from clock pin			
$t_{CL}$	Minimum clock low time from clock pin			

Table 33. IOE	E Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
$t_{IOD}$	IOE data delay	
t <sub>IOC</sub>	IOE register control signal delay	
t <sub>IOCO</sub>	IOE register clock-to-output delay	
t <sub>IOCOMB</sub>	IOE combinatorial delay	
t <sub>IOSU</sub>	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear	
t <sub>IOH</sub>	IOE register hold time for data and enable signals after clock	
t <sub>IOCLR</sub>	IOE register clear time	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
$t_{OD2}$	Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = low voltage	C1 = 35 pF (3)
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
$t_{XZ}$	IOE output buffer disable delay	
$t_{ZX1}$	IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
$t_{ZX2}$	IOE output buffer enable delay, slow slew rate = off, V <sub>CCIO</sub> = low voltage	C1 = 35 pF (3)
$t_{ZX3}$	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t <sub>INREG</sub>	IOE input pad and buffer to IOE register delay	
$t_{IOFD}$	IOE register feedback delay	
t <sub>INCOMB</sub>	IOE input pad and buffer to FastTrack Interconnect delay	

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- (2) Operating conditions:  $V_{CCIO} = 5.0 \text{ V} \pm 5\%$  for commercial use in FLEX 10K devices.

 $V_{CCIO}$  = 5.0 V ± 10% for industrial use in FLEX 10K devices.


 $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial or industrial use in FLEX 10KA devices.

- (3) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial or industrial use in FLEX 10K devices.
  - $V_{CCIO}$  = 2.5 V ± 0.2 V for commercial or industrial use in FLEX 10KA devices.
- (4) Operating conditions:  $V_{CCIO} = 2.5 \text{ V}$ , 3.3 V, or 5.0 V.
- (5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- (6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- (7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (8) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (9) Contact Altera Applications for test circuit specifications and test conditions.
- (10) These timing parameters are sample-tested only.


Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 34.

Figure 29. EAB Asynchronous Timing Waveforms

#### **EAB Asynchronous Read**



# **EAB Asynchronous Write**



Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t <sub>EABAA</sub>		13.7		17.0	ns
t <sub>EABRCCOMB</sub>	13.7		17.0		ns
t <sub>EABRCREG</sub>	9.7		11.9		ns
t <sub>EABWP</sub>	5.8		7.2		ns
t <sub>EABWCCOMB</sub>	7.3		9.0		ns
t <sub>EABWCREG</sub>	13.0		16.0		ns
t <sub>EABDD</sub>		10.0		12.5	ns
t <sub>EABDATACO</sub>		2.0		3.4	ns
t <sub>EABDATASU</sub>	5.3		5.6		ns
t <sub>EABDATAH</sub>	0.0		0.0		ns
t <sub>EABWESU</sub>	5.5		5.8		ns
t <sub>EABWEH</sub>	0.0		0.0		ns
t <sub>EABWDSU</sub>	5.5		5.8		ns
t <sub>EABWDH</sub>	0.0		0.0		ns
t <sub>EABWASU</sub>	2.1		2.7		ns
t <sub>EABWAH</sub>	0.0		0.0		ns
t <sub>EABWO</sub>		9.5		11.8	ns

Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		6.9		8.7	ns
t <sub>DIN2LE</sub>		3.6		4.8	ns
t <sub>DIN2DATA</sub>		5.5		7.2	ns
t <sub>DCLK2IOE</sub>		4.6	_	6.2	ns
t <sub>DCLK2LE</sub>		3.6		4.8	ns
t <sub>SAMELAB</sub>		0.3		0.3	ns
t <sub>SAMEROW</sub>		3.3		3.7	ns
t <sub>SAMECOLUMN</sub>		2.5		2.7	ns
t <sub>DIFFROW</sub>		5.8		6.4	ns
t <sub>TWOROWS</sub>		9.1		10.1	ns
t <sub>LEPERIPH</sub>		6.2		7.1	ns
t <sub>LABCARRY</sub>		0.4		0.6	ns
t <sub>LABCASC</sub>		2.4		3.0	ns

Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		7.6		9.4	ns
t <sub>DIN2LE</sub>		3.6		4.8	ns
t <sub>DIN2DATA</sub>		5.5		7.2	ns
t <sub>DCLK2IOE</sub>		4.6		6.2	ns
t <sub>DCLK2LE</sub>		3.6		4.8	ns
t <sub>SAMELAB</sub>		0.3		0.3	ns
t <sub>SAMEROW</sub>		3.3		3.7	ns
t <sub>SAMECOLUMN</sub>		3.1		3.2	ns
t <sub>DIFFROW</sub>		6.4		6.4	ns
t <sub>TWOROWS</sub>		9.7		10.6	ns
t <sub>LEPERIPH</sub>		6.4		7.1	ns
t <sub>LABCARRY</sub>		0.4		0.6	ns
t <sub>LABCASC</sub>		2.4		3.0	ns

Symbol	-3 Spee	d Grade	-4 Spee	Unit	
	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		8.4		10.2	ns
t <sub>DIN2LE</sub>		3.6		4.8	ns
t <sub>DIN2DATA</sub>		5.5		7.2	ns
t <sub>DCLK2IOE</sub>		4.6		6.2	ns
t <sub>DCLK2LE</sub>		3.6		4.8	ns
t <sub>SAMELAB</sub>		0.3		0.3	ns
t <sub>SAMEROW</sub>		3.3		3.7	ns
t <sub>SAME</sub> COLUMN		3.9		4.1	ns
<sup>t</sup> DIFFROW		7.2		7.8	ns
t <sub>TWOROWS</sub>		10.5		11.5	ns
t <sub>LEPERIPH</sub>		7.5		8.2	ns
t <sub>LABCARRY</sub>		0.4		0.6	ns
t <sub>LABCASC</sub>		2.4		3.0	ns

Table 55. EPF10K30, EPF10F	K40 & EPF10K50 D	evice External 1	Timing Parame	ters Note (	1)
Symbol	-3 Spee	d Grade	-4 Spee	Unit	
	Min	Max	Min	Max	
t <sub>DRR</sub>		17.2		21.1	ns
t <sub>INSU</sub> (2), (3)	5.7		6.4		ns
t <sub>INH</sub> (3)	0.0		0.0		ns
t <sub>outco</sub> (3)	2.0	8.8	2.0	11.2	ns

Table 56. EPF10K30, EPF10I	K40 & EPF10K50 D	0 & EPF10K50 Device External Bidirectional Timing Parameters						
Symbol	-3 Spe	ed Grade	-4 Spec	ed Grade	Unit			
	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub>	4.1		4.6		ns			
t <sub>INHBIDIR</sub>	0.0		0.0		ns			
toutcobidir	2.0	8.8	2.0	11.2	ns			
t <sub>XZBIDIR</sub>		12.3		15.0	ns			
t <sub>ZXBIDIR</sub>		12.3		15.0	ns			

Table 61. EPF10K70	Table 61. EPF10K70 Device Interconnect Timing Microparameters       Note (1)							
Symbol	-2 Spec	ed Grade	-3 Spec	ed Grade	-4 Spec	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>DIN2IOE</sub>		6.6		7.3		8.8	ns	
t <sub>DIN2LE</sub>		4.2		4.8		6.0	ns	
t <sub>DIN2DATA</sub>		6.5		7.1		10.8	ns	
t <sub>DCLK2IOE</sub>		5.5		6.2		7.7	ns	
t <sub>DCLK2LE</sub>		4.2		4.8		6.0	ns	
t <sub>SAMELAB</sub>		0.4		0.4		0.5	ns	
t <sub>SAMEROW</sub>		4.8		4.9		5.5	ns	
t <sub>SAME</sub> COLUMN		3.3		3.4		3.7	ns	
t <sub>DIFFROW</sub>		8.1		8.3		9.2	ns	
t <sub>TWOROWS</sub>		12.9		13.2		14.7	ns	
t <sub>LEPERIPH</sub>		5.5		5.7		6.5	ns	
t <sub>LABCARRY</sub>		0.8		0.9		1.1	ns	
t <sub>LABCASC</sub>		2.7		3.0		3.2	ns	

Table 62. EPF10K70 L	evice Externa	l Timing Par	ameters	Note (1)			
Symbol	-2 Spee	d Grade	-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DRR</sub>		17.2		19.1		24.2	ns
t <sub>INSU</sub> (2), (3)	6.6		7.3		8.0		ns
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns
t <sub>оитсо</sub> (3)	2.0	9.9	2.0	11.1	2.0	14.3	ns

Table 63. EPF10K70 Device External Bidirectional Timing Parameters     Note (1)										
Symbol	-2 Spee	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub>	7.4		8.1		10.4		ns			
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns			
t <sub>OUTCOBIDIR</sub>	2.0	9.9	2.0	11.1	2.0	14.3	ns			
t <sub>XZBIDIR</sub>		13.7		15.4		18.5	ns			
t <sub>ZXBIDIR</sub>		13.7		15.4		18.5	ns			

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables  $64\,\mathrm{through}\,70\,\mathrm{show}\,EPF10K100\,\mathrm{device}$  internal and external timing parameters.

Table 64. EPF10K10	0 Device LE Ti	ming Microp	arameters	Note (1)	)		
Symbol	-3DX Sp	eed Grade	-3 Spe	-3 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{LUT}$		1.5		1.5		2.0	ns
t <sub>CLUT</sub>		0.4		0.4		0.5	ns
t <sub>RLUT</sub>		1.6		1.6		2.0	ns
t <sub>PACKED</sub>		0.9		0.9		1.3	ns
$t_{EN}$		0.9		0.9		1.2	ns
tcico		0.2		0.2		0.3	ns
t <sub>CGEN</sub>		1.1		1.1		1.4	ns
t <sub>CGENR</sub>		1.2		1.2		1.5	ns
t <sub>CASC</sub>		1.1		1.1		1.3	ns
$t_{\mathbb{C}}$		0.8		0.8		1.0	ns
$t_{\rm CO}$		1.0		1.0		1.4	ns
t <sub>COMB</sub>		0.5		0.5		0.7	ns
$t_{SU}$	2.1		2.1		2.6		ns
t <sub>H</sub>	2.3		2.3		3.1		ns
t <sub>PRE</sub>		1.0		1.0		1.4	ns
t <sub>CLR</sub>		1.0		1.0		1.4	ns
t <sub>CH</sub>	4.0		4.0		4.0		ns
$t_{CL}$	4.0		4.0		4.0		ns

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 78 through 84 show EPF10K130V device internal and external timing parameters.

Symbol	-2 Spee	ed Grade	-3 Speed Grade		-4 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		1.3		1.8		2.3	ns	
t <sub>CLUT</sub>		0.5		0.7		0.9	ns	
t <sub>RLUT</sub>		1.2		1.7		2.2	ns	
t <sub>PACKED</sub>		0.5		0.6		0.7	ns	
$t_{EN}$		0.6		0.8		1.0	ns	
$t_{CICO}$		0.2		0.3		0.4	ns	
t <sub>CGEN</sub>		0.3		0.4		0.5	ns	
t <sub>CGENR</sub>		0.7		1.0		1.3	ns	
$t_{CASC}$		0.9		1.2		1.5	ns	
$t_{\rm C}$		1.9		2.4		3.0	ns	
$t_{CO}$		0.6		0.9		1.1	ns	
t <sub>COMB</sub>		0.5		0.7		0.9	ns	
t <sub>SU</sub>	0.2		0.2		0.3		ns	
t <sub>H</sub>	0.0		0.0		0.0		ns	
t <sub>PRE</sub>		2.4		3.1		3.9	ns	
t <sub>CLR</sub>		2.4		3.1		3.9	ns	
t <sub>CH</sub>	4.0		4.0		4.0		ns	
$t_{CL}$	4.0		4.0		4.0		ns	

Symbol	-2 Spee	d Grade	-3 Speed Grade		-4 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
$t_{IOD}$		1.3		1.6		2.0	ns	
t <sub>IOC</sub>		0.4		0.5		0.7	ns	
t <sub>IOCO</sub>		0.3		0.4		0.5	ns	
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns	
t <sub>IOSU</sub>	2.6		3.3		3.8		ns	
$t_{IOH}$	0.0		0.0		0.0		ns	
t <sub>IOCLR</sub>		1.7		2.2		2.7	ns	
t <sub>OD1</sub>		3.5		4.4		5.0	ns	
t <sub>OD2</sub>		_		_		-	ns	
t <sub>OD3</sub>		8.2		8.1		9.7	ns	
$t_{XZ}$		4.9		6.3		7.4	ns	
$t_{ZX1}$		4.9		6.3		7.4	ns	
t <sub>ZX2</sub>		-		_		-	ns	
t <sub>ZX3</sub>		9.6		10.0		12.1	ns	
t <sub>INREG</sub>		7.9		10.0		12.6	ns	
t <sub>IOFD</sub>		6.2		7.9		9.9	ns	
$t_{INCOMB}$		6.2		7.9		9.9	ns	

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 85 through 91 show EPF10K10A device internal and external timing parameters.

Table 85. EPF10	K10A Device	LE Timing M	icroparamete	ers Note	(1)		
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{LUT}$		0.9		1.2		1.6	ns
t <sub>CLUT</sub>		1.2		1.4		1.9	ns
t <sub>RLUT</sub>		1.9		2.3		3.0	ns
t <sub>PACKED</sub>		0.6		0.7		0.9	ns
$t_{EN}$		0.5		0.6		0.8	ns
t <sub>CICO</sub>		02		0.3		0.4	ns
t <sub>CGEN</sub>		0.7		0.9		1.1	ns
t <sub>CGENR</sub>		0.7		0.9		1.1	ns
t <sub>CASC</sub>		1.0		1.2		1.7	ns
$t_{\rm C}$		1.2		1.4		1.9	ns
$t_{\rm CO}$		0.5		0.6		0.8	ns
t <sub>COMB</sub>		0.5		0.6		0.8	ns
$t_{SU}$	1.1		1.3		1.7		ns
t <sub>H</sub>	0.6		0.7		0.9		ns
t <sub>PRE</sub>		0.5		0.6		0.9	ns
t <sub>CLR</sub>		0.5		0.6		0.9	ns
t <sub>CH</sub>	3.0		3.5		4.0		ns
$t_{CL}$	3.0		3.5		4.0		ns

Table 86. EPF10K10A Device IOE Timing Microparameters     Note (1) (Part 1 of 2)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
		1.3		1.5		2.0	ns		
t <sub>IOC</sub>		0.2		0.3		0.3	ns		
t <sub>IOCO</sub>		0.2		0.3		0.4	ns		
t <sub>IOCOMB</sub>		0.6		0.7		0.9	ns		
t <sub>IOSU</sub>	0.8		1.0		1.3		ns		

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		7.8		8.5		9.4	ns
t <sub>DIN2LE</sub>		2.7		3.1		3.5	ns
t <sub>DIN2DATA</sub>		1.6		1.6		1.7	ns
t <sub>DCLK2IOE</sub>		3.6		4.0		4.6	ns
t <sub>DCLK2LE</sub>		2.7		3.1		3.5	ns
t <sub>SAMELAB</sub>		0.2		0.3		0.3	ns
t <sub>SAMEROW</sub>		6.7		7.3		8.2	ns
t <sub>SAME</sub> COLUMN		2.5		2.7		3.0	ns
t <sub>DIFFROW</sub>		9.2		10.0		11.2	ns
t <sub>TWOROWS</sub>		15.9		17.3		19.4	ns
t <sub>LEPERIPH</sub>		7.5		8.1		8.9	ns
t <sub>LABCARRY</sub>		0.3		0.4		0.5	ns
t <sub>LABCASC</sub>		0.4		0.4		0.5	ns

Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>DRR</sub>		15.0		17.0		20.0	ns				
t <sub>INSU</sub> (2), (3)	6.9		8.0		9.4		ns				
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns				
t <sub>оитсо</sub> (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns				

Table 112. EPF10K250A Device External Bidirectional Timing Parameters Note (1)											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
l	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	9.3		10.6		12.7		ns				
t <sub>INHBIDIR</sub>	0.0		0.0		0.0		ns				
t <sub>OUTCOBIDIR</sub>	2.0	8.0	2.0	8.9	2.0	10.4	ns				
t <sub>XZBIDIR</sub>		10.8		12.2		14.2	ns				
t <sub>ZXBIDIR</sub>		10.8		12.2		14.2	ns				

Figure 32. I<sub>CCACTIVE</sub> vs. Operating Frequency (Part 2 of 3)

