E·XFL

Intel - EPF10K20RI208-4N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	144
Number of Logic Elements/Cells	1152
Total RAM Bits	12288
Number of I/O	147
Number of Gates	63000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP Exposed Pad
Supplier Device Package	208-RQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k20ri208-4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices)

FLEX 10K devices are supported by Altera development systems; single, integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet for more information.

Functional Description

Each FLEX 10K device contains an embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 2,048 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.





Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register. During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.

I/O Element

An I/O element (IOE) contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clockto-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE and, the data input and output enable register should be LE registers placed adjacent to the bidirectional pin. The Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 13 shows the bidirectional I/O registers.

Figure 13. Bidirectional I/O Registers



Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of approximately 2.9 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

Open-Drain Output Option

FLEX 10K devices provide an optional open-drain (electrically equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane. Additionally, the Altera software can convert tri-state buffers with grounded data inputs to opendrain pins automatically.

Open-drain output pins on FLEX 10K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 10K devices with $V_{CCIO} = 3.3$ V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

MultiVolt I/O Interface

The FLEX 10K device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10K devices to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT) and another set for I/O output drivers (VCCIO).

Table 12 describes the FLEX 10K device supply voltages and MultiVolt I/O support levels.

Table 12. Supply Voltages & MultiVolt I/O Support Levels										
Devices	Supply V	oltage (V)	MultiVolt I/O Su	pport Levels (V)						
	V _{CCINT}	V _{CCIO}	Input	Output						
FLEX 10K (1)	5.0	5.0	3.3 or 5.0	5.0						
	5.0	3.3	3.3 or 5.0	3.3 or 5.0						
EPF10K50V (1)	3.3	3.3	3.3 or 5.0	3.3 or 5.0						
EPF10K130V	3.3	3.3	3.3 or 5.0	3.3 or 5.0						
FLEX 10KA (1)	3.3	3.3	2.5, 3.3, or 5.0	3.3 or 5.0						
	3.3	2.5	2.5, 3.3, or 5.0	2.5						

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V_{CCIO} pins.

Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam[™] programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Table 18. FLEX 10K 5.0-V Device Recommended Operating Conditions											
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V						
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V						
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
VI	Input voltage		-0.5	V _{CCINT} + 0.5	V						
Vo	Output voltage		0	V _{CCIO}	V						
Τ _Α	Ambient temperature	For commercial use	0	70	°C						
		For industrial use	-40	85	°C						
Τ _J	Operating temperature	For commercial use	0	85	°C						
		For industrial use	-40	100	°C						
t _R	Input rise time			40	ns						
t _F	Input fall time			40	ns						

Tables 22 through 25 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for EPF10K50V and EPF10K130V devices.

Table 2	2. EPF10K50V & EPF10K130V L	Note (1)			
Symbol	Parameter	Min	Max	Unit	
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
Τ _J	Junction temperature	Ceramic packages, under bias		150	°C
		RQFP and BGA packages, under bias		135	°C

Table 23. EPF10K50V & EPF10K130V Device Recommended Operating Conditions											
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
V _{CCIO}	Supply voltage for output buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
VI	Input voltage	(5)	-0.5	5.75	V						
Vo	Output voltage		0	V _{CCIO}	V						
Τ _Α	Ambient temperature	For commercial use	0	70	°C						
		For industrial use	-40	85	°C						
Τ _J	Operating temperature	For commercial use	0	85	°C						
		For industrial use	-40	100	°C						
t _R	Input rise time			40	ns						
t _F	Input fall time			40	ns						

Table 27. FLEX 10KA 3.3-V Device Recommended Operating Conditions											
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V						
VI	Input voltage	(5)	-0.5	5.75	V						
Vo	Output voltage		0	V _{CCIO}	V						
Τ _Α	Ambient temperature	For commercial use	0	70	°C						
		For industrial use	-40	85	°C						
Τ _J	Operating temperature	For commercial use	0	85	°C						
		For industrial use	-40	100	°C						
t _R	Input rise time			40	ns						
t _F	Input fall time			40	ns						

Figure 30. EAB Synchronous Timing Waveforms



EAB Synchronous Write (EAB Output Registers Used)



Altera Corporation

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)									
Symbol	-3 Speed Grade -4 Speed		-3 Speed Grade -4 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max					
t _{DRR}		16.1		20.0	ns				
t _{INSU} (2), (3)	5.5		6.0		ns				
t _{INH} (3)	0.0		0.0		ns				
t оитсо (3)	2.0	6.7	2.0	8.4	ns				

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)										
Symbol	-3 Speed Grade		-4 Spee	Unit						
	Min	Max	Min	Max						
t _{INSUBIDIR}	4.5		5.6		ns					
t _{INHBIDIR}	0.0		0.0		ns					
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns					
t _{XZBIDIR}		10.5		13.4	ns					
t _{ZXBIDIR}		10.5		13.4	ns					

Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)									
Symbol	-3 Spee	ed Grade	-4 Spee	Unit					
	Min	Max	Min	Max]				
t _{INSUBIDIR}	4.6		5.7		ns				
tINHBIDIR	0.0		0.0		ns				
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns				
t _{XZBIDIR}		10.5		13.4	ns				
tZXBIDIR		10.5		13.4	ns				

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Table 51. EPF10K30, EPF10K40 & EPF10K50 Device EAB Internal Timing Macroparameters						
Symbol	-3 Spe	ed Grade	-4 Spec	ed Grade	Unit	
	Min	Мах	Min	Max		
t _{EABAA}		13.7		17.0	ns	
t _{EABRCCOMB}	13.7		17.0		ns	
t _{EABRCREG}	9.7		11.9		ns	
t _{EABWP}	5.8		7.2		ns	
t _{EABWCCOMB}	7.3		9.0		ns	
t _{EABWCREG}	13.0		16.0		ns	
t _{EABDD}		10.0		12.5	ns	
t _{EABDATACO}		2.0		3.4	ns	
t _{EABDATASU}	5.3		5.6		ns	
t _{EABDATAH}	0.0		0.0		ns	
t _{EABWESU}	5.5		5.8		ns	
t _{EABWEH}	0.0		0.0		ns	
t _{EABWDSU}	5.5		5.8		ns	
t _{EABWDH}	0.0		0.0		ns	
t _{EABWASU}	2.1		2.7		ns	
t _{EABWAH}	0.0		0.0		ns	
t _{EABWO}		9.5		11.8	ns	

Table 68. EPF10K100 Device Interconnect Timing Microparameters Note (1)									
Symbol	-3DX Sp	eed Grade	-3 Spee	-3 Speed Grade		d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		10.3		10.3		12.2	ns		
t _{DIN2LE}		4.8		4.8		6.0	ns		
t _{DIN2DATA}		7.3		7.3		11.0	ns		
<i>t_{DCLK2IOE}</i> without ClockLock or ClockBoost circuitry		6.2		6.2		7.7	ns		
<i>t_{DCLK2IOE}</i> with ClockLock or ClockBoost circuitry		2.3		_		_	ns		
<i>t_{DCLK2LE}</i> without ClockLock or ClockBoost circuitry		4.8		4.8		6.0	ns		
<i>t_{DCLK2LE}</i> with ClockLock or ClockBoost circuitry		2.3		_		-	ns		
t _{SAMELAB}		0.4		0.4		0.5	ns		
t _{SAMEROW}		4.9		4.9		5.5	ns		
t _{SAMECOLUMN}		5.1		5.1		5.4	ns		
t _{DIFFROW}		10.0		10.0		10.9	ns		
t _{TWOROWS}		14.9		14.9		16.4	ns		
t _{LEPERIPH}		6.9		6.9		8.1	ns		
t _{LABCARRY}		0.9		0.9		1.1	ns		
t _{LABCASC}		3.0		3.0		3.2	ns		

Altera Corporation

Table 89. EPF10K10A Device Interconnect Timing Microparameters Note (1)										
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit			
	Min	Мах	Min	Max	Min	Мах				
t _{DIN2IOE}		4.2		5.0		6.5	ns			
t _{DIN2LE}		2.2		2.6		3.4	ns			
t _{DIN2DATA}		4.3		5.2		7.1	ns			
t _{DCLK2IOE}		4.2		4.9		6.6	ns			
t _{DCLK2LE}		2.2		2.6		3.4	ns			
t _{SAMELAB}		0.1		0.1		0.2	ns			
t _{SAMEROW}		2.2		2.4		2.9	ns			
t _{SAMECOLUMN}		0.8		1.0		1.4	ns			
t _{DIFFROW}		3.0		3.4		4.3	ns			
t _{TWOROWS}		5.2		5.8		7.2	ns			
t _{LEPERIPH}		1.8		2.2		2.8	ns			
t _{LABCARRY}		0.5		0.5		0.7	ns			
t _{LABCASC}		0.9		1.0		1.5	ns			

Table 90. EPF10K10A External Reference Timing Parameters Note (1)

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		10.0		12.0		16.0	ns
t _{INSU} (2), (3)	1.6		2.1		2.8		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} <i>(</i> 3 <i>)</i>	2.0	5.8	2.0	6.9	2.0	9.2	ns

 Table 91. EPF10K10A Device External Bidirectional Timing Parameters
 Note

Note (1)

Symbol	-2 Spee	d Grade	-3 Spee	d Grade	-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	2.4		3.3		4.5		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	5.8	2.0	6.9	2.0	9.2	ns
t _{XZBIDIR}		6.3		7.5		9.9	ns
t _{ZXBIDIR}		6.3		7.5		9.9	ns

FLEX 10K Embedded Programmable	Logic Device Family	Data Sheet
--------------------------------	---------------------	------------

Table 95. EPF10K30A Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		d Grade	-3 Spee	Unit			
	Min	Мах	Min	Max	Min	Max			
t _{EABAA}		9.7		11.6		16.2	ns		
t _{EABRCCOMB}	9.7		11.6		16.2		ns		
t _{EABRCREG}	5.9		7.1		9.7		ns		
t _{EABWP}	3.8		4.5		5.9		ns		
t _{EABWCCOMB}	4.0		4.7		6.3		ns		
t _{EABWCREG}	9.8		11.6		16.6		ns		
t _{EABDD}		9.2		11.0		16.1	ns		
t _{EABDATACO}		1.7		2.1		3.4	ns		
t _{EABDATASU}	2.3		2.7		3.5		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	3.3		3.9		4.9		ns		
t _{EABWEH}	0.0		0.0		0.0		ns		
t _{EABWDSU}	3.2		3.8		5.0		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	3.7		4.4		5.1		ns		
t _{EABWAH}	0.0		0.0		0.0		ns		
t _{EABWO}		6.1		7.3		11.3	ns		

Table 102. EPF10K100A Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		d Grade	-3 Spee	Unit			
	Min	Max	Min	Мах	Min	Max			
t _{EABAA}		6.8		7.8		9.2	ns		
t _{EABRCCOMB}	6.8		7.8		9.2		ns		
t _{EABRCREG}	5.4		6.2		7.4		ns		
t _{EABWP}	3.2		3.7		4.4		ns		
t _{EABWCCOMB}	3.4		3.9		4.7		ns		
t _{EABWCREG}	9.4		10.8		12.8		ns		
t _{EABDD}		6.1		6.9		8.2	ns		
t _{EABDATACO}		2.1		2.3		2.9	ns		
t _{EABDATASU}	3.7		4.3		5.1		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	2.8		3.3		3.8		ns		
t _{EABWEH}	0.0		0.0		0.0		ns		
t _{EABWDSU}	3.4		4.0		4.6		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	1.9		2.3		2.6		ns		
t _{EABWAH}	0.0		0.0		0.0		ns		
t _{EABWO}		5.1		5.7		6.9	ns		

Table 110. EPF10K250A Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		7.8		8.5		9.4	ns		
t _{DIN2LE}		2.7		3.1		3.5	ns		
t _{DIN2DATA}		1.6		1.6		1.7	ns		
t _{DCLK2IOE}		3.6		4.0		4.6	ns		
t _{DCLK2LE}		2.7		3.1		3.5	ns		
t _{SAMELAB}		0.2		0.3		0.3	ns		
t _{SAMEROW}		6.7		7.3		8.2	ns		
t _{SAMECOLUMN}		2.5		2.7		3.0	ns		
t _{DIFFROW}		9.2		10.0		11.2	ns		
t _{TWOROWS}		15.9		17.3		19.4	ns		
t _{LEPERIPH}		7.5		8.1		8.9	ns		
t _{LABCARRY}		0.3		0.4		0.5	ns		
t _{LABCASC}		0.4		0.4		0.5	ns		

Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		15.0		17.0		20.0	ns			
t _{INSU} (2), (3)	6.9		8.0		9.4		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{OUTCO} (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns			

TADIE TIZ. EPFTUKZOVA DEVICE EXTERNAT BIOTRECTIONAL TIMING PARAMETERS NOTE (Table 112. EPF10K250A Device External Bidirectio	onal Timing Parameters	Note (1)
--	--	------------------------	----------

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	9.3		10.6		12.7		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
toutcobidir	2.0	8.0	2.0	8.9	2.0	10.4	ns
t _{XZBIDIR}		10.8		12.2		14.2	ns
tZXBIDIR		10.8		12.2		14.2	ns



Figure 32. I_{CCACTIVE} vs. Operating Frequency (Part 2 of 3)

Altera Corporation