E·XFL

Altera - EPF10K30ABC356-1 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|---------------------------------------------------------------|
| Product Status | Active |
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | |
| Number of I/O | 246 |
| Number of Gates | - |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 356-LBGA |
| Supplier Device Package | 356-BGA (35x35) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k30abc356-1 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 2. FLEX 10K Device Features | | | | | | | |
|-----------------------------------|----------|-------------------------|------------|------------|--|--|--|
| Feature | EPF10K70 | EPF10K100 EPF10K100A | EPF10K130V | EPF10K250A | | | |
| Typical gates (logic and RAM) (1) | 70,000 | 100,000 | 130,000 | 250,000 | | | |
| Maximum system gates | 118,000 | 158,000 | 211,000 | 310,000 | | | |
| LEs | 3,744 | 4,992 | 6,656 | 12,160 | | | |
| LABs | 468 | 624 | 832 | 1,520 | | | |
| EABs | 9 | 12 | 16 | 20 | | | |
| Total RAM bits | 18,432 | 24,576 | 32,768 | 40,960 | | | |
| Maximum user I/O pins | 358 | 406 | 470 | 470 | | | |

Note to tables:

(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.

...and More Features

- Devices are fabricated on advanced processes and operate with a 3.3-V or 5.0-V supply voltage (see Table 3
- In-circuit reconfigurability (ICR) via external configuration device, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required

| Table 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices | | | | | | |
|-----------------------------------------------------------|---------------|--|--|--|--|--|
| 5.0-V Devices | 3.3-V Devices | | | | | |
| EPF10K10 | EPF10K10A | | | | | |
| EPF10K20 | EPF10K30A | | | | | |
| EPF10K30 | EPF10K50V | | | | | |
| EPF10K40 | EPF10K100A | | | | | |
| EPF10K50 | EPF10K130V | | | | | |
| EPF10K70 | EPF10K250A | | | | | |
| EPF10K100 | | | | | | |

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10K devices and to and from device pins are provided by the FastTrack Interconnect, a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.6 ns and hold times of 0 ns; as outputs, these registers provide clock-to-output times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10K architecture. Each group of LEs is combined into an LAB; LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.

Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.



Figure 11. LAB Connections to Row & Column Interconnect

Figure 12 shows the interconnection of adjacent LABs and EABs with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.





I/O Element

An I/O element (IOE) contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clockto-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE and, the data input and output enable register should be LE registers placed adjacent to the bidirectional pin. The Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 13 shows the bidirectional I/O registers. Table 12 describes the FLEX 10K device supply voltages and MultiVolt I/O support levels.

| Table 12. Supply Voltages & MultiVolt I/O Support Levels | | | | | | | | |
|----------------------------------------------------------|--------------------|--------------------------------------------|------------------|------------|--|--|--|--|
| Devices | Supply V | Supply Voltage (V) MultiVolt I/O Support L | | | | | | |
| | V _{CCINT} | V _{CCIO} | Input | Output | | | | |
| FLEX 10K (1) | 5.0 | 5.0 | 3.3 or 5.0 | 5.0 | | | | |
| | 5.0 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 | | | | |
| EPF10K50V (1) | 3.3 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 | | | | |
| EPF10K130V | 3.3 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 | | | | |
| FLEX 10KA (1) | 3.3 | 3.3 | 2.5, 3.3, or 5.0 | 3.3 or 5.0 | | | | |
| | 3.3 | 2.5 | 2.5, 3.3, or 5.0 | 2.5 | | | | |

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V_{CCIO} pins.

Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam[™] programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Figure 21 shows the typical output drive characteristics of EPF10K50V and EPF10K130V devices.

Figure 21. Output Drive Characteristics of EPF10K50V & EPF10K130V Devices



Tables 26 through 31 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 3.3-V FLEX 10K devices.

| Table 26. FLEX 10KA 3.3-V Device Absolute Maximum Ratings Note (1) | | | | | | | | |
|--------------------------------------------------------------------------|----------------------------|------------------------------------------------|------|------|------|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | | |
| VI | DC input voltage | | -2.0 | 5.75 | V | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C | | | |
| TJ | Junction temperature | Ceramic packages, under bias | | 150 | °C | | | |
| | | PQFP, TQFP, RQFP, and BGA packages, under bias | | 135 | °C | | | |

| Table 36. Inte | erconnect Timing Microparameters Note (1) | |
|-------------------------|----------------------------------------------------------------------------------------------------------------------|------------|
| Symbol | Parameter | Conditions |
| t _{DIN2IOE} | Delay from dedicated input pin to IOE control input | (7) |
| t _{DCLK2LE} | Delay from dedicated clock pin to LE or EAB clock | (7) |
| t _{DIN2DATA} | Delay from dedicated input or clock to LE or EAB data | (7) |
| t _{DCLK2IOE} | Delay from dedicated clock pin to IOE clock | (7) |
| t _{DIN2LE} | Delay from dedicated input pin to LE or EAB control input | (7) |
| t _{SAMELAB} | Routing delay for an LE driving another LE in the same LAB | |
| t _{SAMEROW} | Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row | (7) |
| t _{SAMECOLUMN} | Routing delay for an LE driving an IOE in the same column | (7) |
| t _{DIFFROW} | Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row | (7) |
| t _{TWOROWS} | Routing delay for a row IOE or EAB driving an LE or EAB in a different row | (7) |
| t _{LEPERIPH} | Routing delay for an LE driving a control signal of an IOE via the peripheral control bus | (7) |
| t _{LABCARRY} | Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB | |
| t _{LABCASC} | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB | |

| Table 37. External Timing ParametersNotes (8), (10) | | | | | |
|-----------------------------------------------------|------------------------------------------------------------------------------------------------|------------|--|--|--|
| Symbol | Parameter | Conditions | | | |
| t _{DRR} | Register-to-register delay via four LEs, three row interconnects, and four local interconnects | (9) | | | |
| t _{INSU} | Setup time with global clock at IOE register | | | | |
| t _{INH} | Hold time with global clock at IOE register | | | | |
| t _{оитсо} | Clock-to-output delay with global clock at IOE register | | | | |

Table 38. External Bidirectional Timing Parameters Note (10)

| Symbol | Parameter | Condition |
|------------------------|--------------------------------------------------------------------------------|-----------|
| t _{INSUBIDIR} | Setup time for bidirectional pins with global clock at adjacent LE register | |
| t _{INHBIDIR} | Hold time for bidirectional pins with global clock at adjacent LE register | |
| toutcobidir | Clock-to-output delay for bidirectional pins with global clock at IOE register | |
| t _{XZBIDIR} | Synchronous IOE output buffer disable delay | |
| t _{ZXBIDIR} | Synchronous IOE output buffer enable delay, slow slew rate = off | |

| Table 43. EPF10K10 Device Interconnect Timing Microparameters Note (1) | | | | | | |
|------------------------------------------------------------------------------|----------------|-----|----------------|-----|------|--|
| Symbol | -3 Speed Grade | | -4 Speed Grade | | Unit | |
| | Min | Max | Min | Max | | |
| t _{DIN2IOE} | | 4.8 | | 6.2 | ns | |
| t _{DIN2LE} | | 2.6 | | 3.8 | ns | |
| t _{DIN2DATA} | | 4.3 | | 5.2 | ns | |
| t _{DCLK2IOE} | | 3.4 | | 4.0 | ns | |
| t _{DCLK2LE} | | 2.6 | | 3.8 | ns | |
| t _{SAMELAB} | | 0.6 | | 0.6 | ns | |
| t _{SAMEROW} | | 3.6 | | 3.8 | ns | |
| t _{SAMECOLUMN} | | 0.9 | | 1.1 | ns | |
| tDIFFROW | | 4.5 | | 4.9 | ns | |
| t _{TWOROWS} | | 8.1 | | 8.7 | ns | |
| t _{LEPERIPH} | | 3.3 | | 3.9 | ns | |
| t _{LABCARRY} | | 0.5 | | 0.8 | ns | |
| t _{LABCASC} | | 2.7 | | 3.0 | ns | |

| Symbol | -3 Spee | d Grade | -4 Spee | d Grade | Unit |
|-------------------------|---------|---------|---------|---------|------|
| | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 5.2 | | 6.6 | ns |
| t _{DIN2LE} | | 2.6 | | 3.8 | ns |
| t _{DIN2DATA} | | 4.3 | | 5.2 | ns |
| t _{DCLK2IOE} | | 4.3 | | 4.0 | ns |
| t _{DCLK2LE} | | 2.6 | | 3.8 | ns |
| t _{SAMELAB} | | 0.6 | | 0.6 | ns |
| t _{SAMEROW} | | 3.7 | | 3.9 | ns |
| t _{SAMECOLUMN} | | 1.4 | | 1.6 | ns |
| t _{DIFFROW} | | 5.1 | | 5.5 | ns |
| t _{TWOROWS} | | 8.8 | | 9.4 | ns |
| t _{LEPERIPH} | | 4.7 | | 5.6 | ns |
| t _{LABCARRY} | | 0.5 | | 0.8 | ns |
| t _{LABCASC} | | 2.7 | | 3.0 | ns |

| Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1) | | | | | | | |
|--------------------------------------------------------------------------------|----------------|------|----------------|------|------|--|--|
| Symbol | -3 Speed Grade | | -4 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | | | |
| t _{DRR} | | 16.1 | | 20.0 | ns | | |
| t _{INSU} (2), (3) | 5.5 | | 6.0 | | ns | | |
| t _{INH} (3) | 0.0 | | 0.0 | | ns | | |
| t оитсо (3) | 2.0 | 6.7 | 2.0 | 8.4 | ns | | |

| Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1) | | | | | | | |
|-----------------------------------------------------------------------------------|----------------|------|----------------|------|------|--|--|
| Symbol | -3 Speed Grade | | -4 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | | | |
| t _{INSUBIDIR} | 4.5 | | 5.6 | | ns | | |
| t _{INHBIDIR} | 0.0 | | 0.0 | | ns | | |
| t _{OUTCOBIDIR} | 2.0 | 6.7 | 2.0 | 8.4 | ns | | |
| t _{XZBIDIR} | | 10.5 | | 13.4 | ns | | |
| tZXBIDIR | | 10.5 | | 13.4 | ns | | |

| Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1) | | | | | | | | |
|-----------------------------------------------------------------------------------|---------|----------|---------|----------|------|--|--|--|
| Symbol | -3 Spee | ed Grade | -4 Spee | ed Grade | Unit | | | |
| | Min | Max | Min | Max |] | | | |
| t _{INSUBIDIR} | 4.6 | | 5.7 | | ns | | | |
| tINHBIDIR | 0.0 | | 0.0 | | ns | | | |
| tOUTCOBIDIR | 2.0 | 6.7 | 2.0 | 8.4 | ns | | | |
| t _{XZBIDIR} | | 10.5 | | 13.4 | ns | | | |
| tZXBIDIR | | 10.5 | | 13.4 | ns | | | |

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

| Table 52. EPF10K30 Device Interconnect Timing Microparameters Note (1) | | | | | | | | |
|------------------------------------------------------------------------------|---------|---------|---------|------|----|--|--|--|
| Symbol | -3 Spee | d Grade | -4 Spee | Unit | | | | |
| | Min | Мах | Min | Max | | | | |
| t _{DIN2IOE} | | 6.9 | | 8.7 | ns | | | |
| t _{DIN2LE} | | 3.6 | | 4.8 | ns | | | |
| t _{DIN2DATA} | | 5.5 | | 7.2 | ns | | | |
| t _{DCLK2IOE} | | 4.6 | | 6.2 | ns | | | |
| t _{DCLK2LE} | | 3.6 | | 4.8 | ns | | | |
| t _{SAMELAB} | | 0.3 | | 0.3 | ns | | | |
| t _{SAMEROW} | | 3.3 | | 3.7 | ns | | | |
| t _{SAMECOLUMN} | | 2.5 | | 2.7 | ns | | | |
| <i>t</i> _{DIFFROW} | | 5.8 | | 6.4 | ns | | | |
| t _{TWOROWS} | | 9.1 | | 10.1 | ns | | | |
| t _{LEPERIPH} | | 6.2 | | 7.1 | ns | | | |
| t _{LABCARRY} | | 0.4 | | 0.6 | ns | | | |
| t _{LABCASC} | | 2.4 | | 3.0 | ns | | | |

| Symbol | -3 Spee | d Grade | -4 Spee | d Grade | Unit |
|-------------------------|---------|---------|---------|---------|------|
| | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 7.6 | | 9.4 | ns |
| t _{DIN2LE} | | 3.6 | | 4.8 | ns |
| t _{DIN2DATA} | | 5.5 | | 7.2 | ns |
| t _{DCLK2IOE} | | 4.6 | | 6.2 | ns |
| t _{DCLK2LE} | | 3.6 | | 4.8 | ns |
| t _{SAMELAB} | | 0.3 | | 0.3 | ns |
| t _{SAMEROW} | | 3.3 | | 3.7 | ns |
| t _{SAMECOLUMN} | | 3.1 | | 3.2 | ns |
| tDIFFROW | | 6.4 | | 6.4 | ns |
| t _{TWOROWS} | | 9.7 | | 10.6 | ns |
| tLEPERIPH | | 6.4 | | 7.1 | ns |
| t _{LABCARRY} | | 0.4 | | 0.6 | ns |
| t _{LABCASC} | | 2.4 | | 3.0 | ns |

| Table 58. EPF10K70 Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|---------------------------------------------------------------------|---------|---------|--------|----------|--------|----------|------|--|--|
| Symbol | -2 Spee | d Grade | -3 Spe | ed Grade | -4 Spe | ed Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{IOD} | | 0.0 | | 0.0 | | 0.0 | ns | | |
| t _{IOC} | | 0.4 | | 0.5 | | 0.7 | ns | | |
| t _{IOCO} | | 0.4 | | 0.4 | | 0.9 | ns | | |
| t _{IOCOMB} | | 0.0 | | 0.0 | | 0.0 | ns | | |
| t _{IOSU} | 4.5 | | 5.0 | | 6.2 | | ns | | |
| t _{IOH} | 0.4 | | 0.5 | | 0.7 | | ns | | |
| t _{IOCLR} | | 0.6 | | 0.7 | | 1.6 | ns | | |
| t _{OD1} | | 3.6 | | 4.0 | | 5.0 | ns | | |
| t _{OD2} | | 5.6 | | 6.3 | | 7.3 | ns | | |
| t _{OD3} | | 6.9 | | 7.7 | | 8.7 | ns | | |
| t _{XZ} | | 5.5 | | 6.2 | | 6.8 | ns | | |
| t _{ZX1} | | 5.5 | | 6.2 | | 6.8 | ns | | |
| t _{ZX2} | | 7.5 | | 8.5 | | 9.1 | ns | | |
| t _{ZX3} | | 8.8 | | 9.9 | | 10.5 | ns | | |
| t _{INREG} | | 8.0 | | 9.0 | | 10.2 | ns | | |
| t _{IOFD} | | 7.2 | | 8.1 | | 10.3 | ns | | |
| t _{INCOMB} | | 7.2 | | 8.1 | | 10.3 | ns | | |

| Table 89. EPF10K10A Device Interconnect Timing Microparameters Note (1) | | | | | | | | |
|-------------------------------------------------------------------------------|---------|---------|---------|----------|----------------|-----|------|--|
| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Speed Grade | | Unit | |
| | Min | Мах | Min | Max | Min | Мах | | |
| t _{DIN2IOE} | | 4.2 | | 5.0 | | 6.5 | ns | |
| t _{DIN2LE} | | 2.2 | | 2.6 | | 3.4 | ns | |
| t _{DIN2DATA} | | 4.3 | | 5.2 | | 7.1 | ns | |
| t _{DCLK2IOE} | | 4.2 | | 4.9 | | 6.6 | ns | |
| t _{DCLK2LE} | | 2.2 | | 2.6 | | 3.4 | ns | |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{SAMEROW} | | 2.2 | | 2.4 | | 2.9 | ns | |
| t _{SAMECOLUMN} | | 0.8 | | 1.0 | | 1.4 | ns | |
| t _{DIFFROW} | | 3.0 | | 3.4 | | 4.3 | ns | |
| t _{TWOROWS} | | 5.2 | | 5.8 | | 7.2 | ns | |
| t _{LEPERIPH} | | 1.8 | | 2.2 | | 2.8 | ns | |
| t _{LABCARRY} | | 0.5 | | 0.5 | | 0.7 | ns | |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.5 | ns | |

Table 90. EPF10K10A External Reference Timing Parameters Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Spee | Unit | |
|----------------------------------------|----------------|------|----------------|------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 10.0 | | 12.0 | | 16.0 | ns |
| t _{INSU} (2), (3) | 1.6 | | 2.1 | | 2.8 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} <i>(</i> 3 <i>)</i> | 2.0 | 5.8 | 2.0 | 6.9 | 2.0 | 9.2 | ns |

 Table 91. EPF10K10A Device External Bidirectional Timing Parameters
 Note

Note (1)

| Symbol | -2 Speed Grade | | -3 Spee | d Grade | -4 Spee | Unit | |
|-------------------------|----------------|-----|---------|---------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 2.4 | | 3.3 | | 4.5 | | ns |
| t _{INHBIDIR} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTCOBIDIR} | 2.0 | 5.8 | 2.0 | 6.9 | 2.0 | 9.2 | ns |
| t _{XZBIDIR} | | 6.3 | | 7.5 | | 9.9 | ns |
| t _{ZXBIDIR} | | 6.3 | | 7.5 | | 9.9 | ns |

| FLEX 10K Embedded Programmable | Logic Device Family | y Data Sheet |
|--------------------------------|---------------------|--------------|
|--------------------------------|---------------------|--------------|

| Table 93. EPF10K30A Device IOE Timing Microparameters Note (1) (Part 2 of 2) | | | | | | | | |
|------------------------------------------------------------------------------------|---------|----------|---------|----------|---------|---------|------|--|
| Symbol | -1 Spee | ed Grade | -2 Spee | ed Grade | -3 Spee | d Grade | Unit | |
| | Min | Max | Min | Max | Min | Мах | | |
| t _{IOH} | 0.9 | | 1.1 | | 1.4 | | ns | |
| t _{IOCLR} | | 0.7 | | 0.8 | | 1.0 | ns | |
| t _{OD1} | | 1.9 | | 2.2 | | 2.9 | ns | |
| t _{OD2} | | 4.8 | | 5.6 | | 7.3 | ns | |
| t _{OD3} | | 7.0 | | 8.2 | | 10.8 | ns | |
| t _{XZ} | | 2.2 | | 2.6 | | 3.4 | ns | |
| t _{ZX1} | | 2.2 | | 2.6 | | 3.4 | ns | |
| t _{ZX2} | | 5.1 | | 6.0 | | 7.8 | ns | |
| t _{ZX3} | | 7.3 | | 8.6 | | 11.3 | ns | |
| t _{INREG} | | 4.4 | | 5.2 | | 6.8 | ns | |
| t _{IOFD} | | 3.8 | | 4.5 | | 5.9 | ns | |
| t _{INCOMB} | | 3.8 | | 4.5 | | 5.9 | ns | |

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

| Table 96. EPF10K30A Device Interconnect Timing Microparameters Note (1) | | | | | | | | |
|-------------------------------------------------------------------------------|---------|---------|---------|----------|----------------|-----|------|--|
| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{DIN2IOE} | | 3.9 | | 4.4 | | 5.1 | ns | |
| t _{DIN2LE} | | 1.2 | | 1.5 | | 1.9 | ns | |
| t _{DIN2DATA} | | 3.2 | | 3.6 | | 4.5 | ns | |
| t _{DCLK2IOE} | | 3.0 | | 3.5 | | 4.6 | ns | |
| t _{DCLK2LE} | | 1.2 | | 1.5 | | 1.9 | ns | |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{SAMEROW} | | 2.3 | | 2.4 | | 2.7 | ns | |
| t _{SAMECOLUMN} | | 1.3 | | 1.4 | | 1.9 | ns | |
| t _{DIFFROW} | | 3.6 | | 3.8 | | 4.6 | ns | |
| t _{TWOROWS} | | 5.9 | | 6.2 | | 7.3 | ns | |
| t _{LEPERIPH} | | 3.5 | | 3.8 | | 4.1 | ns | |
| t _{LABCARRY} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{LABCASC} | | 0.9 | | 1.1 | | 1.4 | ns | |

| Table 97. EPF10K30A External Reference Timing Parameters | Note (| 1) |
|----------------------------------------------------------|--------|----|
|----------------------------------------------------------|--------|----|

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Spee | Unit | |
|----------------------------|----------------|------|----------------|------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 11.0 | | 13.0 | | 17.0 | ns |
| t _{INSU} (2), (3) | 2.5 | | 3.1 | | 3.9 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (3) | 2.0 | 5.4 | 2.0 | 6.2 | 2.0 | 8.3 | ns |

 Table 98. EPF10K30A Device External Bidirectional Timing Parameters
 Note

Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 4.2 | | 4.9 | | 6.8 | | ns |
| t _{INHBIDIR} | 0.0 | | 0.0 | | 0.0 | | ns |
| toutcobidir | 2.0 | 5.4 | 2.0 | 6.2 | 2.0 | 8.3 | ns |
| t _{XZBIDIR} | | 6.2 | | 7.5 | | 9.8 | ns |
| tZXBIDIR | | 6.2 | | 7.5 | | 9.8 | ns |

| Table 101. EPF10K100A Device EAB Internal Microparameters Note (1) | | | | | | | | |
|--------------------------------------------------------------------------|---------|----------------|-----|----------------|-----|----------------|----|--|
| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{EABDATA1} | | 1.8 | | 2.1 | | 2.4 | ns | |
| t _{EABDATA2} | | 3.2 | | 3.7 | | 4.4 | ns | |
| t _{EABWE1} | | 0.8 | | 0.9 | | 1.1 | ns | |
| t _{EABWE2} | | 2.3 | | 2.7 | | 3.1 | ns | |
| t _{EABCLK} | | 0.8 | | 0.9 | | 1.1 | ns | |
| t _{EABCO} | | 1.0 | | 1.1 | | 1.4 | ns | |
| t _{EABBYPASS} | | 0.3 | | 0.3 | | 0.4 | ns | |
| t _{EABSU} | 1.3 | | 1.5 | | 1.8 | | ns | |
| t _{EABH} | 0.4 | | 0.5 | | 0.5 | | ns | |
| t _{AA} | | 4.1 | | 4.8 | | 5.6 | ns | |
| t _{WP} | 3.2 | | 3.7 | | 4.4 | | ns | |
| t _{WDSU} | 2.4 | | 2.8 | | 3.3 | | ns | |
| t _{WDH} | 0.2 | | 0.2 | | 0.3 | | ns | |
| t _{WASU} | 0.2 | | 0.2 | | 0.3 | | ns | |
| t _{WAH} | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{WO} | | 3.4 | | 3.9 | | 4.6 | ns | |
| t _{DD} | | 3.4 | | 3.9 | | 4.6 | ns | |
| t _{EABOUT} | | 0.3 | | 0.3 | | 0.4 | ns | |
| t _{EABCH} | 2.5 | | 3.5 | | 4.0 | | ns | |
| t _{EABCL} | 3.2 | | 3.7 | | 4.4 | | ns | |

| Table 113. ClockLock & ClockBoost Parameters (Part 2 of 2) | | | | | | | |
|------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|-----|-----|------|------|--|--|
| Symbol | Parameter | Min | Тур | Max | Unit | | |
| f _{CLKDEV1} | Input deviation from user specification in MAX+PLUS II (ClockBoost clock multiplication factor equals 1) (1) | | | ±1 | MHz | | |
| f _{CLKDEV2} | Input deviation from user specification in MAX+PLUS II (ClockBoost clock multiplication factor equals 2) (1) | | | ±0.5 | MHz | | |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | 100 | ps | | |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (2) | | | 10 | μs | | |
| t _{JITTER} | Jitter on ClockLock or ClockBoost-generated clock (3) | | | 1 | ns | | |
| t _{OUTDUTY} | Duty cycle for ClockLock or ClockBoost-generated clock | 40 | 50 | 60 | % | | |

Notes:

(1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the input frequency. The MAX+PLUS II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.

(2) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the t_{LOCK} value is less than the time required for configuration.

(3) The t_{IITTER} specification is measured under long-term observation.

Power Consumption

The supply power (P) for FLEX 10K devices can be calculated with the following equation:

 $P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$

Typical I_{CCSTANDBY} values are shown as I_{CC0} in the FLEX 10K device DC operating conditions tables on pages 46, 49, and 52 of this data sheet. The I_{CCACTIVE} value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.

The I_{CCACTIVE} value is calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

The parameters in this equation are shown below:

SRAM configuration elements allow FLEX 10K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation.

The entire reconfiguration process may be completed in less than 320 ms using an EPF10K250A device with a DCLK frequency of 10 MHz. This process can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Refer to the configuration device data sheet to obtain the POR delay when using a configuration device method.

Programming Files

Despite being function- and pin-compatible, FLEX 10KA and FLEX 10KE devices are not programming- or configuration-file compatible with FLEX 10K devices. A design should be recompiled before it is transferred from a FLEX 10K device to an equivalent FLEX 10KA or FLEX 10KE device. This recompilation should be performed to create a new programming or configuration file and to check design timing on the faster FLEX 10KA or FLEX 10KE device. The programming or configuration files for EPF10K50 devices can program or configure an EPF10K50V device. However, Altera recommends recompiling a design for the EPF10K50V device when transferring it from the EPF10K50 device.

Configuration Schemes

The configuration data for a FLEX 10K device can be loaded with one of five configuration schemes (see Table 116), chosen on the basis of the target application. An EPC1, EPC2, EPC16, or EPC1441 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10K device, allowing automatic configuration on system power-up.