E·XF

Intel - EPF10K30ABC356-3 Datasheet



Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Det	ta	i	S

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	12288
Number of I/O	246
Number of Gates	69000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30abc356-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10K devices and to and from device pins are provided by the FastTrack Interconnect, a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.6 ns and hold times of 0 ns; as outputs, these registers provide clock-to-output times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10K architecture. Each group of LEs is combined into an LAB; LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.

Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

Figure 10. LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to $V_{\rm CC}$ to deactivate it.

For improved routing, the row interconnect is comprised of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect resources available in each FLEX 10K device.

Table 7. FLEX 10K FastTrack Interconnect Resources					
Device	Rows	Channels per Row	Columns	Channels per Column	
EPF10K10	3	144	24	24	
EPF10K10A					
EPF10K20	6	144	24	24	
EPF10K30	6	216	36	24	
EPF10K30A					
EPF10K40	8	216	36	24	
EPF10K50	10	216	36	24	
EPF10K50V					
EPF10K70	9	312	52	24	
EPF10K100	12	312	52	24	
EPF10K100A					
EPF10K130V	16	312	52	32	
EPF10K250A	20	456	76	40	

In addition to general-purpose I/O pins, FLEX 10K devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device.

The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. However, the use of dedicated inputs as data inputs can introduce additional delay into the control signal network.

Table 15. 32-Bit FLEX 10K Device IDCODE Note (1)						
Device		IDCODE (3	2 Bits)			
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)		
EPF10K10, EPF10K10A	0000	0001 0000 0001 0000	00001101110	1		
EPF10K20	0000	0001 0000 0010 0000	00001101110	1		
EPF10K30, EPF10K30A	0000	0001 0000 0011 0000	00001101110	1		
EPF10K40	0000	0001 0000 0100 0000	00001101110	1		
EPF10K50, EPF10K50V	0000	0001 0000 0101 0000	00001101110	1		
EPF10K70	0000	0001 0000 0111 0000	00001101110	1		
EPF10K100, EPF10K100A	0000	0000 0001 0000 0000	00001101110	1		
EPF10K130V	0000	0000 0001 0011 0000	00001101110	1		
EPF10K250A	0000	0000 0010 0101 0000	00001101110	1		

Notes:

Г

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10K devices include weak pull-ups on JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Table 2	?7. FLEX 10KA 3.3-V Device Rec	commended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
Τ _Α	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
Τ _J	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)					
Symbol	-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	
t _{DRR}		16.1		20.0	ns
t _{INSU} (2), (3)	5.5		6.0		ns
t _{INH} (3)	0.0		0.0		ns
t оитсо (3)	2.0	6.7	2.0	8.4	ns

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)					
Symbol	-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	
t _{INSUBIDIR}	4.5		5.6		ns
t _{INHBIDIR}	0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns
t _{XZBIDIR}		10.5		13.4	ns
tZXBIDIR		10.5		13.4	ns

Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)					
Symbol	-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max]
t _{INSUBIDIR}	4.6		5.7		ns
tINHBIDIR	0.0		0.0		ns
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns
t _{XZBIDIR}		10.5		13.4	ns
tZXBIDIR		10.5		13.4	ns

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

FLEX 10K Embedded Programmable L	ogic Device Family	Data Sheet
----------------------------------	--------------------	------------

Table 49. EPF10K30, EPF10K40 & EPF10K50 Device IOE Timing Microparameters Note (1)					
Symbol	-3 Speed Grade		-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t _{IOD}		0.4		0.6	ns
t _{IOC}		0.5		0.9	ns
t _{IOCO}		0.4		0.5	ns
t _{IOCOMB}		0.0		0.0	ns
t _{IOSU}	3.1		3.5		ns
t _{IOH}	1.0		1.9		ns
t _{IOCLR}		1.0		1.2	ns
t _{OD1}		3.3		3.6	ns
t _{OD2}		5.6		6.5	ns
t _{OD3}		7.0		8.3	ns
t _{XZ}		5.2		5.5	ns
t _{ZX1}		5.2		5.5	ns
t _{ZX2}		7.5		8.4	ns
t _{ZX3}		8.9		10.2	ns
t _{INREG}		7.7		10.0	ns
t _{IOFD}		3.3		4.0	ns
t _{INCOMB}		3.3		4.0	ns

Table 52. EPF10K30 Device Interconnect Timing Microparameters Note (1)					
Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit
	Min	Мах	Min	Max	
t _{DIN2IOE}		6.9		8.7	ns
t _{DIN2LE}		3.6		4.8	ns
t _{DIN2DATA}		5.5		7.2	ns
t _{DCLK2IOE}		4.6		6.2	ns
t _{DCLK2LE}		3.6		4.8	ns
t _{SAMELAB}		0.3		0.3	ns
t _{SAMEROW}		3.3		3.7	ns
t _{SAMECOLUMN}		2.5		2.7	ns
<i>t</i> _{DIFFROW}		5.8		6.4	ns
t _{TWOROWS}		9.1		10.1	ns
t _{LEPERIPH}		6.2		7.1	ns
t _{LABCARRY}		0.4		0.6	ns
t _{LABCASC}		2.4		3.0	ns

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t _{DIN2IOE}		7.6		9.4	ns
t _{DIN2LE}		3.6		4.8	ns
t _{DIN2DATA}		5.5		7.2	ns
t _{DCLK2IOE}		4.6		6.2	ns
t _{DCLK2LE}		3.6		4.8	ns
t _{SAMELAB}		0.3		0.3	ns
t _{SAMEROW}		3.3		3.7	ns
t _{SAMECOLUMN}		3.1		3.2	ns
t _{DIFFROW}		6.4		6.4	ns
t _{TWOROWS}		9.7		10.6	ns
t _{LEPERIPH}		6.4		7.1	ns
t _{LABCARRY}		0.4		0.6	ns
t _{LABCASC}		2.4		3.0	ns

Altera Corporation

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 57 through 63 show EPF10K70 device internal and external timing parameters.

Table 57. EPF10K70 Device LE Timing Microparameters Note (1)									
Symbol	-2 Spee	-2 Speed Grade		ed Grade	-4 Spe	-4 Speed Grade			
	Min	Max	Min	Max	Min	Max	-		
t _{LUT}		1.3		1.5		2.0	ns		
t _{CLUT}		0.4		0.4		0.5	ns		
t _{RLUT}		1.5		1.6		2.0	ns		
t _{PACKED}		0.8		0.9		1.3	ns		
t _{EN}		0.8		0.9		1.2	ns		
t _{CICO}		0.2		0.2		0.3	ns		
t _{CGEN}		1.0		1.1		1.4	ns		
t _{CGENR}		1.1		1.2		1.5	ns		
t _{CASC}		1.0		1.1		1.3	ns		
t _C		0.7		0.8		1.0	ns		
t _{CO}		0.9		1.0		1.4	ns		
t _{COMB}		0.4		0.5		0.7	ns		
t _{SU}	1.9		2.1		2.6		ns		
t _H	2.1		2.3		3.1		ns		
t _{PRE}		0.9		1.0		1.4	ns		
t _{CLR}		0.9		1.0		1.4	ns		
t _{CH}	4.0		4.0		4.0		ns		
t _{CL}	4.0		4.0		4.0		ns		

Table 58. EPF10K70 Device IOE Timing Microparameters Note (1)										
Symbol	-2 Spee	d Grade	-3 Spe	ed Grade	-4 Spe	ed Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{IOD}		0.0		0.0		0.0	ns			
t _{IOC}		0.4		0.5		0.7	ns			
t _{IOCO}		0.4		0.4		0.9	ns			
t _{IOCOMB}		0.0		0.0		0.0	ns			
t _{IOSU}	4.5		5.0		6.2		ns			
t _{IOH}	0.4		0.5		0.7		ns			
t _{IOCLR}		0.6		0.7		1.6	ns			
t _{OD1}		3.6		4.0		5.0	ns			
t _{OD2}		5.6		6.3		7.3	ns			
t _{OD3}		6.9		7.7		8.7	ns			
t _{XZ}		5.5		6.2		6.8	ns			
t _{ZX1}		5.5		6.2		6.8	ns			
t _{ZX2}		7.5		8.5		9.1	ns			
t _{ZX3}		8.8		9.9		10.5	ns			
t _{INREG}		8.0		9.0		10.2	ns			
t _{IOFD}		7.2		8.1		10.3	ns			
t _{INCOMB}		7.2		8.1		10.3	ns			

Table 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)									
Symbol	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		6.6		7.3		8.8	ns		
t _{DIN2LE}		4.2		4.8		6.0	ns		
t _{DIN2DATA}		6.5		7.1		10.8	ns		
t _{DCLK2IOE}		5.5		6.2		7.7	ns		
t _{DCLK2LE}		4.2		4.8		6.0	ns		
t _{SAMELAB}		0.4		0.4		0.5	ns		
t _{SAMEROW}		4.8		4.9		5.5	ns		
t _{SAMECOLUMN}		3.3		3.4		3.7	ns		
t _{DIFFROW}		8.1		8.3		9.2	ns		
t _{TWOROWS}		12.9		13.2		14.7	ns		
t _{LEPERIPH}		5.5		5.7		6.5	ns		
t _{LABCARRY}		0.8		0.9		1.1	ns		
t _{LABCASC}		2.7		3.0		3.2	ns		

Table 62. EPF10K70 Device External Timing Parameters Note (1)										
Symbol	-2 Speed Grade		-2 Speed Grade -3 Speed Grade -4 S		-4 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		17.2		19.1		24.2	ns			
t _{INSU} (2), (3)	6.6		7.3		8.0		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	9.9	2.0	11.1	2.0	14.3	ns			

Table 63. EPF10K70 Device External Bidirectional Timing Parameters

Note (1)

Symbol	-2 Speed Grade		-3 Spee	-3 Speed Grade		-4 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	7.4		8.1		10.4		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	9.9	2.0	11.1	2.0	14.3	ns
t _{XZBIDIR}		13.7		15.4		18.5	ns
tZXBIDIR		13.7		15.4		18.5	ns

Г

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 64 through $70\,show\,EPF10K100$ device internal and external timing parameters.

Symbol	-3DX Spe	-3DX Speed Grade		-3 Speed Grade		-4 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{LUT}		1.5		1.5		2.0	ns	
t _{CLUT}		0.4		0.4		0.5	ns	
t _{RLUT}		1.6		1.6		2.0	ns	
t _{PACKED}		0.9		0.9		1.3	ns	
t _{EN}		0.9		0.9		1.2	ns	
t _{CICO}		0.2		0.2		0.3	ns	
t _{CGEN}		1.1		1.1		1.4	ns	
t _{CGENR}		1.2		1.2		1.5	ns	
t _{CASC}		1.1		1.1		1.3	ns	
t _C		0.8		0.8		1.0	ns	
t _{CO}		1.0		1.0		1.4	ns	
t _{COMB}		0.5		0.5		0.7	ns	
t _{SU}	2.1		2.1		2.6		ns	
t _H	2.3		2.3		3.1		ns	
t _{PRE}		1.0		1.0		1.4	ns	
t _{CLR}		1.0		1.0		1.4	ns	
t _{CH}	4.0		4.0		4.0		ns	
t _{CL}	4.0		4.0		4.0		ns	

Table 81. EPF10K130V Device EAB Internal Timing Macroparameters Note (1)									
Symbol	-2 Spee	ed Grade	-3 Spee	ed Grade	-4 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{EABAA}		11.2		14.2		14.2	ns		
t _{EABRCCOMB}	11.1		14.2		14.2		ns		
t _{EABRCREG}	8.5		10.8		10.8		ns		
t _{EABWP}	3.7		4.7		4.7		ns		
t _{EABWCCOMB}	7.6		9.7		9.7		ns		
t _{EABWCREG}	14.0		17.8		17.8		ns		
t _{EABDD}		11.1		14.2		14.2	ns		
t _{EABDATACO}		3.6		4.6		4.6	ns		
t _{EABDATASU}	4.4		5.6		5.6		ns		
t _{EABDATAH}	0.0		0.0		0.0		ns		
t _{EABWESU}	4.4		5.6		5.6		ns		
t _{EABWEH}	0.0		0.0		0.0		ns		
t _{EABWDSU}	4.6		5.9		5.9		ns		
t _{EABWDH}	0.0		0.0		0.0		ns		
t _{EABWASU}	3.9		5.0		5.0		ns		
t _{EABWAH}	0.0		0.0		0.0		ns		
t _{EABWO}		11.1		14.2		14.2	ns		

FLEX 10K Embedded Programmable	Logic Device Family	y Data Sheet
--------------------------------	---------------------	--------------

Table 93. EPF10K30A Device IOE Timing Microparameters Note (1) (Part 2 of 2)									
Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Мах			
t _{IOH}	0.9		1.1		1.4		ns		
t _{IOCLR}		0.7		0.8		1.0	ns		
t _{OD1}		1.9		2.2		2.9	ns		
t _{OD2}		4.8		5.6		7.3	ns		
t _{OD3}		7.0		8.2		10.8	ns		
t _{XZ}		2.2		2.6		3.4	ns		
t _{ZX1}		2.2		2.6		3.4	ns		
t _{ZX2}		5.1		6.0		7.8	ns		
t _{ZX3}		7.3		8.6		11.3	ns		
t _{INREG}		4.4		5.2		6.8	ns		
t _{IOFD}		3.8		4.5		5.9	ns		
t _{INCOMB}		3.8		4.5		5.9	ns		

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 96. EPF10K30A Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		3.9		4.4		5.1	ns		
t _{DIN2LE}		1.2		1.5		1.9	ns		
t _{DIN2DATA}		3.2		3.6		4.5	ns		
t _{DCLK2IOE}		3.0		3.5		4.6	ns		
t _{DCLK2LE}		1.2		1.5		1.9	ns		
t _{SAMELAB}		0.1		0.1		0.2	ns		
t _{SAMEROW}		2.3		2.4		2.7	ns		
t _{SAMECOLUMN}		1.3		1.4		1.9	ns		
t _{DIFFROW}		3.6		3.8		4.6	ns		
t _{TWOROWS}		5.9		6.2		7.3	ns		
t _{LEPERIPH}		3.5		3.8		4.1	ns		
t _{LABCARRY}		0.3		0.4		0.5	ns		
t _{LABCASC}		0.9		1.1		1.4	ns		

Table 97. EPF10K30A External Reference Timing Parameters	Note (1)
--	--------	----

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		11.0		13.0		17.0	ns
t _{INSU} (2), (3)	2.5		3.1		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	5.4	2.0	6.2	2.0	8.3	ns

 Table 98. EPF10K30A Device External Bidirectional Timing Parameters
 Note

Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	4.2		4.9		6.8		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	5.4	2.0	6.2	2.0	8.3	ns
t _{XZBIDIR}		6.2		7.5		9.8	ns
t _{ZXBIDIR}		6.2		7.5		9.8	ns

Table 101. EPF10K100A Device EAB Internal Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.8		2.1		2.4	ns
t _{EABDATA2}		3.2		3.7		4.4	ns
t _{EABWE1}		0.8		0.9		1.1	ns
t _{EABWE2}		2.3		2.7		3.1	ns
t _{EABCLK}		0.8		0.9		1.1	ns
t _{EABCO}		1.0		1.1		1.4	ns
t _{EABBYPASS}		0.3		0.3		0.4	ns
t _{EABSU}	1.3		1.5		1.8		ns
t _{EABH}	0.4		0.5		0.5		ns
t _{AA}		4.1		4.8		5.6	ns
t _{WP}	3.2		3.7		4.4		ns
t _{WDSU}	2.4		2.8		3.3		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	0.2		0.2		0.3		ns
t _{WAH}	0.0		0.0		0.0		ns
t _{WO}		3.4		3.9		4.6	ns
t _{DD}		3.4		3.9		4.6	ns
t _{EABOUT}		0.3		0.3		0.4	ns
t _{EABCH}	2.5		3.5		4.0		ns
t _{EABCL}	3.2		3.7		4.4		ns

Table 108. EPF10K250A Device EAB Internal Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.3		1.5		1.7	ns
t _{EABDATA2}		1.3		1.5		1.7	ns
t _{EABWE1}		0.9		1.1		1.3	ns
t _{EABWE2}		5.0		5.7		6.7	ns
t _{EABCLK}		0.6		0.7		0.8	ns
t _{EABCO}		0.0		0.0		0.0	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	3.8		4.3		5.0		ns
t _{EABH}	0.7		0.8		0.9		ns
t _{AA}		4.5		5.0		5.9	ns
t _{WP}	5.6		6.4		7.5		ns
t _{WDSU}	1.3		1.4		1.7		ns
t _{WDH}	0.1		0.1		0.2		ns
t _{WASU}	0.1		0.1		0.2		ns
t _{WAH}	0.1		0.1		0.2		ns
t _{WO}		4.1		4.6		5.5	ns
t _{DD}		4.1		4.6		5.5	ns
t _{EABOUT}		0.1		0.1		0.2	ns
t _{EABCH}	2.5		3.0		3.5		ns
t _{EABCL}	5.6		6.4		7.5		ns

f _{MAX}	=	Maximum operating frequency in MHz
N	=	Total number of logic cells used in the device
tog _{LC}	=	Average percent of logic cells toggling at each clock
		(typically 12.5%)
Κ	=	Constant, shown in Tables 114 and 115

Device	K Value
EPF10K10	82
EPF10K20	89
EPF10K30	88
EPF10K40	92
EPF10K50	95
EPF10K70	85
EPF10K100	88

Table 115. FLEX 10KA K Constant Values					
Device	K Value				
EPF10K10A	17				
EPF10K30A	17				
EPF10K50V	19				
EPF10K100A	19				
EPF10K130V	22				
EPF10K250A	23				

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant *K* in the power calculation equations) for continuous interconnect FLEX devices assumes that logic cells drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all logic cells drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 32 shows the relationship between the current and operating frequency of FLEX 10K devices.