E·XFL

Intel - EPF10K30AFC256-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 12288 |
| Number of I/O | 191 |
| Number of Gates | 69000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k30afc256-2 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The FLEX 10K architecture is similar to that of embedded gate arrays, the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. In addition, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays provide reduced die area and increased speed compared to standard gate arrays. However, embedded megafunctions typically cannot be customized, limiting the designer's options. In contrast, FLEX 10K devices are programmable, providing the designer with full control over embedded megafunctions and general logic while facilitating iterative design changes during debugging.

Each FLEX 10K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), microcontroller, wide-data-path manipulation, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array: it is used to implement general logic, such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, EPC16, and EPC1441 configuration devices, which configure FLEX 10K devices via a serial data stream. Configuration data can also be downloaded from system RAM or from Altera's BitBlaster[™] serial download cable or ByteBlasterMV[™] parallel port download cable. After a FLEX 10K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 320 ms, real-time changes can be made during system operation.

FLEX 10K devices contain an optimized interface that permits microprocessors to configure FLEX 10K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10K device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to reconfigure the device. Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.





Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

Figure 9. FLEX 10K LE Operating Modes





Up/Down Counter Mode



Clearable Counter Mode



Note:

(1) Packed registers cannot be used with the cascade chain.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K10A device in a 256-pin FineLine BGA package to an EPF10K100A device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 16).







 256-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 484-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)





To use both the ClockLock and ClockBoost circuits in the same design, designers must use Revision C EPF10K100GC503-3DX devices and MAX+PLUS II software versions 7.2 or higher. The die revision is indicated by the third digit of the nine-digit code on the top side of the device.

Output Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, MultiVolt I/O interface, and power sequencing for FLEX 10K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera logic options. The MultiVolt I/O interface is controlled by connecting V_{CCIO} to a different voltage than V_{CCINT}. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

PCI Clamping Diodes

The EPF10K10A and EPF10K30A devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the transient overshoot caused by reflected waves to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis via a logic option in the Altera software. When V_{CCIO} is 3.3 V, a pin that has the clamping diode turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When V_{CCIO} is 2.5 V, a pin that has the clamping diode turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. However, a clamping diode can be turned on for a subset of pins, which allows devices to bridge between a 3.3-V PCI bus and a 5.0-V device.

| Table 13. FLEX 10K | JTAG Instructions |
|--------------------|---|
| JTAG Instruction | Description |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins. |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation. |
| USERCODE | Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO , allowing the IDCODE to be serially shifted out of TDO . |
| ICR Instructions | These instructions are used when configuring a FLEX 10K device via JTAG ports with a BitBlaster, or ByteBlasterMV or MasterBlaster download cable, or using a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor. |

The instruction register length of FLEX 10K devices is 10 bits. The USERCODE register length in FLEX 10K devices is 32 bits; 7 bits are determined by the user, and 25 bits are predetermined. Tables 14 and 15 show the boundary-scan register length and device IDCODE information for FLEX 10K devices.

| Device | Boundary-Scan Register Length |
|-----------------------|----------------------------------|
| EPF10K10, EPF10K10A | 480 |
| EPF10K20 | 624 |
| EPF10K30, EPF10K30A | 768 |
| EPF10K40 | 864 |
| EPF10K50, EPF10K50V | 960 |
| EPF10K70 | 1,104 |
| EPF10K100, EPF10K100A | 1,248 |
| EPF10K130V | 1,440 |
| EPF10K250A | 1,440 |

Г

٦



Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 32 through 36 describe the FLEX 10K device internal timing parameters. These internal timing parameters are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and analysis. Tables 37 through 38 describe FLEX 10K external timing parameters.

| Symbol | Parameter | Conditions |
|---------------------|---|------------|
| t _{LUT} | LUT delay for data-in | |
| t _{CLUT} | LUT delay for carry-in | |
| t _{RLUT} | LUT delay for LE register feedback | |
| t _{PACKED} | Data-in to packed register delay | |
| t _{EN} | LE register enable delay | |
| tcico | Carry-in to carry-out delay | |
| t _{CGEN} | Data-in to carry-out delay | |
| t _{CGENR} | LE register feedback to carry-out delay | |
| t _{CASC} | Cascade-in to cascade-out delay | |
| t _C | LE register control signal delay | |
| t _{CO} | LE register clock-to-output delay | |
| t _{COMB} | Combinatorial delay | |

| Table 32. LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | |
|--|--|------------|--|--|--|
| Symbol | Parameter | Conditions | | | |
| t _{SU} | LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load | | | | |
| t _H | LE register hold time for data and enable signals after clock | | | | |
| t _{PRE} | LE register preset delay | | | | |
| t _{CLR} | LE register clear delay | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | |
| t _{CL} | Minimum clock low time from clock pin | | | | |

| Symbol | Parameter | Conditions | |
|---------------------|---|----------------|--|
| t _{IOD} | IOE data delay | | |
| t _{IOC} | IOE register control signal delay | | |
| t _{IOCO} | IOE register clock-to-output delay | | |
| t _{IOCOMB} | IOE combinatorial delay | | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | | |
| t _{IOCLR} | IOE register clear time | | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = low voltage | C1 = 35 pF (3) | |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) | |
| t _{XZ} | IOE output buffer disable delay | | |
| t _{ZX1} | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | |
| t _{ZX2} | IOE output buffer enable delay, slow slew rate = off, V_{CCIO} = low voltage | C1 = 35 pF (3) | |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) | |
| t _{INREG} | IOE input pad and buffer to IOE register delay | | |
| t _{IOFD} | IOE register feedback delay | | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | | |

| Symbol | -3 Speed Grade | | -4 Spee | ed Grade | Unit |
|---------------------|----------------|-----|---------|----------|------|
| | Min | Max | Min | Max | |
| t _{IOD} | | 1.3 | | 1.6 | ns |
| t _{IOC} | | 0.5 | | 0.7 | ns |
| t _{IOCO} | | 0.2 | | 0.2 | ns |
| t _{IOCOMB} | | 0.0 | | 0.0 | ns |
| t _{IOSU} | 2.8 | | 3.2 | | ns |
| t _{IOH} | 1.0 | | 1.2 | | ns |
| t _{IOCLR} | | 1.0 | | 1.2 | ns |
| t _{OD1} | | 2.6 | | 3.5 | ns |
| t _{OD2} | | 4.9 | | 6.4 | ns |
| t _{OD3} | | 6.3 | | 8.2 | ns |
| t _{XZ} | | 4.5 | | 5.4 | ns |
| t _{ZX1} | | 4.5 | | 5.4 | ns |
| t _{ZX2} | | 6.8 | | 8.3 | ns |
| t _{ZX3} | | 8.2 | | 10.1 | ns |
| t _{INREG} | | 6.0 | | 7.5 | ns |
| t _{IOFD} | | 3.1 | | 3.5 | ns |
| t _{INCOMB} | | 3.1 | | 3.5 | ns |

| Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1) | | | | | | | |
|--|---------|---------|---------|---------|------|--|--|
| Symbol | -3 Spee | d Grade | -4 Spee | d Grade | Unit | | |
| | Min | Max | Min | Max | | | |
| t _{DRR} | | 16.1 | | 20.0 | ns | | |
| t _{INSU} (2), (3) | 5.5 | | 6.0 | | ns | | |
| t _{INH} (3) | 0.0 | | 0.0 | | ns | | |
| t _{оитсо} (3) | 2.0 | 6.7 | 2.0 | 8.4 | ns | | |

| Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1) | | | | | | | |
|---|----------------|------|---------|---------|------|--|--|
| Symbol | -3 Speed Grade | | -4 Spee | d Grade | Unit | | |
| | Min | Max | Min | Мах | | | |
| t _{INSUBIDIR} | 4.5 | | 5.6 | | ns | | |
| t _{INHBIDIR} | 0.0 | | 0.0 | | ns | | |
| toutcobidir | 2.0 | 6.7 | 2.0 | 8.4 | ns | | |
| t _{xzbidir} | | 10.5 | | 13.4 | ns | | |
| t _{zxbidir} | | 10.5 | | 13.4 | ns | | |

| Symbol | -3 Spee | ed Grade | -4 Spee | d Grade | Unit |
|------------------------|---------|----------|---------|---------|------|
| | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 4.6 | | 5.7 | | ns |
| t _{INHBIDIR} | 0.0 | | 0.0 | | ns |
| toutcobidir | 2.0 | 6.7 | 2.0 | 8.4 | ns |
| t _{XZBIDIR} | | 10.5 | | 13.4 | ns |
| | | 10.5 | | 13.4 | ns |

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 64 through $70\,show\,EPF10K100\,device$ internal and external timing parameters.

| Table 64. EPF10K100 Device LE Timing Microparameters Note (1) | | | | | | | | |
|---|---------|------------------|-----|----------------|-----|----------------|----|--|
| Symbol | -3DX Sp | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{LUT} | | 1.5 | | 1.5 | | 2.0 | ns | |
| t _{CLUT} | | 0.4 | | 0.4 | | 0.5 | ns | |
| t _{RLUT} | | 1.6 | | 1.6 | | 2.0 | ns | |
| t _{PACKED} | | 0.9 | | 0.9 | | 1.3 | ns | |
| t _{EN} | | 0.9 | | 0.9 | | 1.2 | ns | |
| t _{CICO} | | 0.2 | | 0.2 | | 0.3 | ns | |
| t _{CGEN} | | 1.1 | | 1.1 | | 1.4 | ns | |
| t _{CGENR} | | 1.2 | | 1.2 | | 1.5 | ns | |
| t _{CASC} | | 1.1 | | 1.1 | | 1.3 | ns | |
| t _C | | 0.8 | | 0.8 | | 1.0 | ns | |
| t _{CO} | | 1.0 | | 1.0 | | 1.4 | ns | |
| t _{COMB} | | 0.5 | | 0.5 | | 0.7 | ns | |
| t _{SU} | 2.1 | | 2.1 | | 2.6 | | ns | |
| t _H | 2.3 | | 2.3 | | 3.1 | | ns | |
| t _{PRE} | | 1.0 | | 1.0 | | 1.4 | ns | |
| t _{CLR} | | 1.0 | | 1.0 | | 1.4 | ns | |
| t _{CH} | 4.0 | | 4.0 | | 4.0 | | ns | |
| t _{CL} | 4.0 | | 4.0 | | 4.0 | | ns | |

| Symbol | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|------------------------|------------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 13.7 | | 13.7 | | 17.0 | ns |
| t _{EABRCCOMB} | 13.7 | | 13.7 | | 17.0 | | ns |
| t _{EABRCREG} | 9.7 | | 9.7 | | 11.9 | | ns |
| t _{EABWP} | 5.8 | | 5.8 | | 7.2 | | ns |
| t _{EABWCCOMB} | 7.3 | | 7.3 | | 9.0 | | ns |
| t _{EABWCREG} | 13.0 | | 13.0 | | 16.0 | | ns |
| t _{EABDD} | | 10.0 | | 10.0 | | 12.5 | ns |
| t _{EABDATACO} | | 2.0 | | 2.0 | | 3.4 | ns |
| t _{EABDATASU} | 5.3 | | 5.3 | | 5.6 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 5.5 | | 5.5 | | 5.8 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 5.5 | | 5.5 | | 5.8 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 2.1 | | 2.1 | | 2.7 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 9.5 | | 9.5 | | 11.8 | ns |

| Table 68. EPF10K100 Device Interconnect Timing Microparameters Note (1) | | | | | | | | | |
|---|------------------|------|----------------|------|----------------|------|------|--|--|
| Symbol | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{DIN2IOE} | | 10.3 | | 10.3 | | 12.2 | ns | | |
| t _{DIN2LE} | | 4.8 | | 4.8 | | 6.0 | ns | | |
| t _{DIN2DATA} | | 7.3 | | 7.3 | | 11.0 | ns | | |
| t _{DCLK2IOE} without ClockLock or ClockBoost circuitry | | 6.2 | | 6.2 | | 7.7 | ns | | |
| <i>t_{DCLK2IOE}</i> with ClockLock or ClockBoost circuitry | | 2.3 | | - | | _ | ns | | |
| <i>t_{DCLK2LE}</i> without ClockLock or ClockBoost circuitry | | 4.8 | | 4.8 | | 6.0 | ns | | |
| <i>t_{DCLK2LE}</i> with ClockLock or ClockBoost circuitry | | 2.3 | | - | | _ | ns | | |
| t _{SAMELAB} | | 0.4 | | 0.4 | | 0.5 | ns | | |
| t _{SAMEROW} | | 4.9 | | 4.9 | | 5.5 | ns | | |
| t _{SAMECOLUMN} | | 5.1 | | 5.1 | | 5.4 | ns | | |
| t _{DIFFROW} | | 10.0 | | 10.0 | | 10.9 | ns | | |
| t _{TWOROWS} | | 14.9 | | 14.9 | | 16.4 | ns | | |
| t _{LEPERIPH} | | 6.9 | | 6.9 | | 8.1 | ns | | |
| t _{LABCARRY} | | 0.9 | | 0.9 | | 1.1 | ns | | |
| t _{LABCASC} | | 3.0 | | 3.0 | | 3.2 | ns | | |

| Symbol | -2 Speed Grade | | -3 Speed Grade | | -4 Spee | Unit | |
|------------------------|----------------|------|----------------|------|---------|------|----|
| | Min | Мах | Min | Max | Min | Max | |
| t _{EABAA} | | 11.2 | | 14.2 | | 14.2 | ns |
| t _{EABRCCOMB} | 11.1 | | 14.2 | | 14.2 | | ns |
| t _{EABRCREG} | 8.5 | | 10.8 | | 10.8 | | ns |
| t _{EABWP} | 3.7 | | 4.7 | | 4.7 | | ns |
| t _{EABWCCOMB} | 7.6 | | 9.7 | | 9.7 | | ns |
| t _{EABWCREG} | 14.0 | | 17.8 | | 17.8 | | ns |
| t _{EABDD} | | 11.1 | | 14.2 | | 14.2 | ns |
| t _{EABDATACO} | | 3.6 | | 4.6 | | 4.6 | ns |
| t _{EABDATASU} | 4.4 | | 5.6 | | 5.6 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 4.4 | | 5.6 | | 5.6 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 4.6 | | 5.9 | | 5.9 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 3.9 | | 5.0 | | 5.0 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 11.1 | | 14.2 | | 14.2 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|--|
| | Min | Max | Min | Max | Min | Max | | |
| t _{EABDATA1} | | 3.3 | | 3.9 | | 5.2 | ns | |
| t _{EABDATA2} | | 1.0 | | 1.3 | | 1.7 | ns | |
| t _{EABWE1} | | 2.6 | | 3.1 | | 4.1 | ns | |
| t _{EABWE2} | | 2.7 | | 3.2 | | 4.3 | ns | |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{EABCO} | | 1.2 | | 1.4 | | 1.8 | ns | |
| t _{EABBYPASS} | | 0.1 | | 0.2 | | 0.2 | ns | |
| t _{EABSU} | 1.4 | | 1.7 | | 2.2 | | ns | |
| t _{EABH} | 0.1 | | 0.1 | | 0.1 | | ns | |
| t _{AA} | | 4.5 | | 5.4 | | 7.3 | ns | |
| t _{WP} | 2.0 | | 2.4 | | 3.2 | | ns | |
| t _{WDSU} | 0.7 | | 0.8 | | 1.1 | | ns | |
| t _{WDH} | 0.5 | | 0.6 | | 0.7 | | ns | |
| t _{WASU} | 0.6 | | 0.7 | | 0.9 | | ns | |
| t _{WAH} | 0.9 | | 1.1 | | 1.5 | | ns | |
| t _{WO} | | 3.3 | | 3.9 | | 5.2 | ns | |
| t _{DD} | | 3.3 | | 3.9 | | 5.2 | ns | |
| t _{EABOUT} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{EABCH} | 3.0 | | 3.5 | | 4.0 | | ns | |
| t _{EABCL} | 3.03 | | 3.5 | | 4.0 | | ns | |

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 37 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 31 illustrates the incoming and generated clock specifications.

Figure 31. Specifications for the Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



Table 113 summarizes the ClockLock and ClockBoost parameters.

| Table 113. ClockLock & ClockBoost Parameters (Part 1 of 2) | | | | | | | | |
|--|---|-----|-----|------|------|--|--|--|
| Symbol | Parameter | Min | Тур | Max | Unit | | | |
| t _R | Input rise time | | | 2 | ns | | | |
| t _F | Input fall time | | | 2 | ns | | | |
| t _{INDUTY} | Input duty cycle | 45 | | 55 | % | | | |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | 30 | | 80 | MHz | | | |
| t _{CLK1} | Input clock period (ClockBoost clock multiplication factor equals 1) | | | 33.3 | ns | | | |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | | 50 | MHz | | | |
| t _{CLK2} | Input clock period (ClockBoost clock multiplication factor equals 2) | 20 | | 62.5 | ns | | | |









101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to

current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

