E·XFL

Intel - EPF10K30AFC256-2N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	12288
Number of I/O	191
Number of Gates	69000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30afc256-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. See Figure 5.



Notes:

- (1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.
- (2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 34 LABs.

Altera Corporation

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.





LE Operating Modes

The FLEX 10K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions which use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 9 shows the LE operating modes.

During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to V_{CC}, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to V_{CC} , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.



Figure 11. LAB Connections to Row & Column Interconnect





To use both the ClockLock and ClockBoost circuits in the same design, designers must use Revision C EPF10K100GC503-3DX devices and MAX+PLUS II software versions 7.2 or higher. The die revision is indicated by the third digit of the nine-digit code on the top side of the device.

Output Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, MultiVolt I/O interface, and power sequencing for FLEX 10K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera logic options. The MultiVolt I/O interface is controlled by connecting V_{CCIO} to a different voltage than V_{CCINT}. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

PCI Clamping Diodes

The EPF10K10A and EPF10K30A devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the transient overshoot caused by reflected waves to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis via a logic option in the Altera software. When V_{CCIO} is 3.3 V, a pin that has the clamping diode turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When V_{CCIO} is 2.5 V, a pin that has the clamping diode turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. However, a clamping diode can be turned on for a subset of pins, which allows devices to bridge between a 3.3-V PCI bus and a 5.0-V device.

Table 18. FLEX 10K 5.0-V Device Recommended Operating Conditions									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V				
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V				
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V				
VI	Input voltage		-0.5	V _{CCINT} + 0.5	V				
Vo	Output voltage		0	V _{CCIO}	V				
Τ _Α	Ambient temperature	For commercial use	0	70	°C				
		For industrial use	-40	85	°C				
Τ _J	Operating temperature	For commercial use	0	85	°C				
		For industrial use	-40	100	°C				
t _R	Input rise time			40	ns				
t _F	Input fall time			40	ns				

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 2	9. 3.3-V Device Capacitance of	Note (12)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Table 30. 3.3-V Device Capacitance of EPF10K100A Devices Note (12)

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Table 31. 3.3-V Device Capacitance of EPF10K250A Devices Note (12)

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC voltage input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) FLEX 10KA device inputs may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^\circ$ C and $V_{CC} = 3.3$ V.
- (7) These values are specified under the Recommended Operating Conditions shown in Table 27 on page 51.
- (8) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (9) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (10) This value is specified for normal device operation. The value may vary during power-up.
- (11) This parameter applies to all -1 speed grade commercial temperature devices and all -2 speed grade industrial-temperature devices.
- (12) Capacitance is sample-tested only.

Table 35. EAB Timing Macroparameters Notes (1), (6)							
Symbol	Parameter	Conditions					
t _{EABAA}	EAB address access delay						
t _{EABRCCOMB}	EAB asynchronous read cycle time						
t _{EABRCREG}	EAB synchronous read cycle time						
t _{EABWP}	EAB write pulse width						
t _{EABWCCOMB}	EAB asynchronous write cycle time						
t _{EABWCREG}	EAB synchronous write cycle time						
t _{EABDD}	EAB data-in to data-out valid delay						
t _{EABDATACO}	EAB clock-to-output delay when using output registers						
t _{EABDATASU}	EAB data/address setup time before clock when using input register						
t _{EABDATAH}	EAB data/address hold time after clock when using input register						
t _{EABWESU}	EAB WE setup time before clock when using input register						
t _{EABWEH}	EAB WE hold time after clock when using input register						
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers						
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input						
	registers						
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using						
	input registers						
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input registers						
t _{EABWO}	EAB write enable to data output valid delay						

Table 40. EPF10K10 & EPF10K20 Device IOE Timing Microparameters Note (1)							
Symbol	-3 Spee	d Grade	-4 Spee	ed Grade	Unit		
	Min	Max	Min	Max			
t _{IOD}		1.3		1.6	ns		
t _{IOC}		0.5		0.7	ns		
t _{IOCO}		0.2		0.2	ns		
t _{IOCOMB}		0.0		0.0	ns		
t _{IOSU}	2.8		3.2		ns		
t _{IOH}	1.0		1.2		ns		
t _{IOCLR}		1.0		1.2	ns		
t _{OD1}		2.6		3.5	ns		
t _{OD2}		4.9		6.4	ns		
t _{OD3}		6.3		8.2	ns		
t _{XZ}		4.5		5.4	ns		
t _{ZX1}		4.5		5.4	ns		
t _{ZX2}		6.8		8.3	ns		
t _{ZX3}		8.2		10.1	ns		
t _{INREG}		6.0		7.5	ns		
t _{IOFD}		3.1		3.5	ns		
t _{INCOMB}		3.1		3.5	ns		

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)								
Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit			
	Min	Max	Min	Max				
t _{DRR}		16.1		20.0	ns			
t _{INSU} (2), (3)	5.5		6.0		ns			
t _{INH} (3)	0.0		0.0		ns			
t оитсо (3)	2.0	6.7	2.0	8.4	ns			

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)								
Symbol	-3 Spee	ed Grade	-4 Spee	Unit				
	Min	Max	Min	Max				
t _{INSUBIDIR}	4.5		5.6		ns			
t _{INHBIDIR}	0.0		0.0		ns			
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns			
t _{XZBIDIR}		10.5		13.4	ns			
tZXBIDIR		10.5		13.4	ns			

Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)								
Symbol	-3 Spee	-3 Speed Grade		-4 Speed Grade				
	Min	Max	Min	Max]			
t _{INSUBIDIR}	4.6		5.7		ns			
tINHBIDIR	0.0		0.0		ns			
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns			
t _{XZBIDIR}		10.5		13.4	ns			
tZXBIDIR		10.5		13.4	ns			

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Table 58. EPF10K70 Device IOE Timing Microparameters Note (1)									
Symbol	-2 Spee	d Grade	-3 Spe	ed Grade	-4 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{IOD}		0.0		0.0		0.0	ns		
t _{IOC}		0.4		0.5		0.7	ns		
t _{IOCO}		0.4		0.4		0.9	ns		
t _{IOCOMB}		0.0		0.0		0.0	ns		
t _{IOSU}	4.5		5.0		6.2		ns		
t _{IOH}	0.4		0.5		0.7		ns		
t _{IOCLR}		0.6		0.7		1.6	ns		
t _{OD1}		3.6		4.0		5.0	ns		
t _{OD2}		5.6		6.3		7.3	ns		
t _{OD3}		6.9		7.7		8.7	ns		
t _{XZ}		5.5		6.2		6.8	ns		
t _{ZX1}		5.5		6.2		6.8	ns		
t _{ZX2}		7.5		8.5		9.1	ns		
t _{ZX3}		8.8		9.9		10.5	ns		
t _{INREG}		8.0		9.0		10.2	ns		
t _{IOFD}		7.2		8.1		10.3	ns		
t _{INCOMB}		7.2		8.1		10.3	ns		

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 59. EPF10K70 Device EAB Internal Microparameters Note (1)								
Symbol	-2 Spee	eed Grade -3 Spee		-3 Speed Grade -4 Speed Grade		-4 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t _{EABDATA1}		1.3		1.5		1.9	ns	
t _{EABDATA2}		4.3		4.8		6.0	ns	
t _{EABWE1}		0.9		1.0		1.2	ns	
t _{EABWE2}		4.5		5.0		6.2	ns	
t _{EABCLK}		0.9		1.0		2.2	ns	
t _{EABCO}		0.4		0.5		0.6	ns	
t _{EABBYPASS}		1.3		1.5		1.9	ns	
t _{EABSU}	1.3		1.5		1.8		ns	
t _{EABH}	1.8		2.0		2.5		ns	
t _{AA}		7.8		8.7		10.7	ns	
t _{WP}	5.2		5.8		7.2		ns	
t _{WDSU}	1.4		1.6		2.0		ns	
t _{WDH}	0.3		0.3		0.4		ns	
t _{WASU}	0.4		0.5		0.6		ns	
t _{WAH}	0.9		1.0		1.2		ns	
t _{WO}		4.5		5.0		6.2	ns	
t _{DD}		4.5		5.0		6.2	ns	
t _{EABOUT}		0.4		0.5		0.6	ns	
t _{EABCH}	4.0		4.0		4.0		ns	
t _{EABCL}	5.2		5.8		7.2		ns	

Table 68. EPF10K100 Device Interconnect Timing Microparameters Note (1)									
Symbol	-3DX Sp	eed Grade	-3 Spee	-3 Speed Grade		d Grade	Unit		
	Min	Мах	Min	Max	Min	Max			
t _{DIN2IOE}		10.3		10.3		12.2	ns		
t _{DIN2LE}		4.8		4.8		6.0	ns		
t _{DIN2DATA}		7.3		7.3		11.0	ns		
<i>t_{DCLK2IOE}</i> without ClockLock or ClockBoost circuitry		6.2		6.2		7.7	ns		
<i>t_{DCLK2IOE}</i> with ClockLock or ClockBoost circuitry		2.3		_		_	ns		
<i>t_{DCLK2LE}</i> without ClockLock or ClockBoost circuitry		4.8		4.8		6.0	ns		
<i>t_{DCLK2LE}</i> with ClockLock or ClockBoost circuitry		2.3		_		-	ns		
t _{SAMELAB}		0.4		0.4		0.5	ns		
t _{SAMEROW}		4.9		4.9		5.5	ns		
t _{SAMECOLUMN}		5.1		5.1		5.4	ns		
t _{DIFFROW}		10.0		10.0		10.9	ns		
t _{TWOROWS}		14.9		14.9		16.4	ns		
t _{LEPERIPH}		6.9		6.9		8.1	ns		
t _{LABCARRY}		0.9		0.9		1.1	ns		
t _{LABCASC}		3.0		3.0		3.2	ns		

Altera Corporation

Table 79. EPF10K130V Device IOE Timing Microparameters Note (1)									
Symbol	-2 Spee	d Grade	-3 Speed Grade		-4 Spe	-4 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{IOD}		1.3		1.6		2.0	ns		
t _{IOC}		0.4		0.5		0.7	ns		
t _{IOCO}		0.3		0.4		0.5	ns		
t _{IOCOMB}		0.0		0.0		0.0	ns		
t _{IOSU}	2.6		3.3		3.8		ns		
t _{IOH}	0.0		0.0		0.0		ns		
t _{IOCLR}		1.7		2.2		2.7	ns		
t _{OD1}		3.5		4.4		5.0	ns		
t _{OD2}		-		-		-	ns		
t _{OD3}		8.2		8.1		9.7	ns		
t _{XZ}		4.9		6.3		7.4	ns		
t _{ZX1}		4.9		6.3		7.4	ns		
t _{ZX2}		-		-		-	ns		
t _{ZX3}		9.6		10.0		12.1	ns		
t _{INREG}		7.9		10.0		12.6	ns		
t _{IOFD}		6.2		7.9		9.9	ns		
t _{INCOMB}		6.2		7.9		9.9	ns		

Table 82. EPF10K130V Device Interconnect Timing Microparameters Note (1)									
Symbol	-2 Spe	ed Grade	-3 Spee	ed Grade	-4 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		8.0		9.0		9.5	ns		
t _{DIN2LE}		2.4		3.0		3.1	ns		
t _{DIN2DATA}		5.0		6.3		7.4	ns		
t _{DCLK2IOE}		3.6		4.6		5.1	ns		
t _{DCLK2LE}		2.4		3.0		3.1	ns		
t _{SAMELAB}		0.4		0.6		0.8	ns		
t _{SAMEROW}		4.5		5.3		6.5	ns		
t _{SAMECOLUMN}		9.0		9.5		9.7	ns		
t _{DIFFROW}		13.5		14.8		16.2	ns		
t _{TWOROWS}		18.0		20.1		22.7	ns		
t _{LEPERIPH}		8.1		8.6		9.5	ns		
t _{LABCARRY}		0.6		0.8		1.0	ns		
t _{LABCASC}		0.8		1.0		1.2	ns		

Table 83. EPF10K130V Device External Timing Parameters Note (1)

Symbol	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{DRR}		15.0		19.1		24.2	ns
t _{INSU} (2), (3)	6.9		8.6		11.0		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{OUTCO} (3)	2.0	7.8	2.0	9.9	2.0	11.3	ns

Table 84. EPF10K130V Device External Bidirectional Timing Parameters Note (1)

Symbol	-2 Speed Grade		-3 Spee	ed Grade	-4 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	6.7		8.5		10.8		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	6.9	2.0	8.8	2.0	10.2	ns
t _{XZBIDIR}		12.9		16.4		19.3	ns
t _{ZXBIDIR}		12.9		16.4		19.3	ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 86. EPF10K10A Device IOE Timing Microparameters Note (1) (Part 2 of 2)									
Symbol -1 Mi	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	Unit			
	Min	Max	Min	Мах	Min	Max			
t _{IOH}	0.8		1.0		1.3		ns		
t _{IOCLR}		1.2		1.4		1.9	ns		
t _{OD1}		1.2		1.4		1.9	ns		
t _{OD2}		2.9		3.5		4.7	ns		
t _{OD3}		6.6		7.8		10.5	ns		
t _{XZ}		1.2		1.4		1.9	ns		
t _{ZX1}		1.2		1.4		1.9	ns		
t _{ZX2}		2.9		3.5		4.7	ns		
t _{ZX3}		6.6		7.8		10.5	ns		
t _{INREG}		5.2		6.3		8.4	ns		
t _{IOFD}		3.1		3.8		5.0	ns		
t _{INCOMB}		3.1		3.8		5.0	ns		







101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to

current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation