E·XFL

Altera - EPF10K30AFC484-3 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 12288 |
| Number of I/O | 246 |
| Number of Gates | 69000 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k30afc484-3 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 2. FLEX 10K Device Features | | | | | | | | |
|-----------------------------------|----------|-------------------------|------------|------------|--|--|--|--|
| Feature | EPF10K70 | EPF10K100 EPF10K100A | EPF10K130V | EPF10K250A | | | | |
| Typical gates (logic and RAM) (1) | 70,000 | 100,000 | 130,000 | 250,000 | | | | |
| Maximum system gates | 118,000 | 158,000 | 211,000 | 310,000 | | | | |
| LEs | 3,744 | 4,992 | 6,656 | 12,160 | | | | |
| LABs | 468 | 624 | 832 | 1,520 | | | | |
| EABs | 9 | 12 | 16 | 20 | | | | |
| Total RAM bits | 18,432 | 24,576 | 32,768 | 40,960 | | | | |
| Maximum user I/O pins | 358 | 406 | 470 | 470 | | | | |

Note to tables:

(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.

...and More Features

- Devices are fabricated on advanced processes and operate with a 3.3-V or 5.0-V supply voltage (see Table 3
- In-circuit reconfigurability (ICR) via external configuration device, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required

| Table 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices | | | | | |
|---|---------------|--|--|--|--|
| 5.0-V Devices | 3.3-V Devices | | | | |
| EPF10K10 | EPF10K10A | | | | |
| EPF10K20 | EPF10K30A | | | | |
| EPF10K30 | EPF10K50V | | | | |
| EPF10K40 | EPF10K100A | | | | |
| EPF10K50 | EPF10K130V | | | | |
| EPF10K70 | EPF10K250A | | | | |
| EPF10K100 | | | | | |





Figure 4. FLEX 10K Embedded Array Block

`EAB Local Interconnect (1)

Note:

 EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 EAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. See Figure 5.



Notes:

- (1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.
- (2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 34 LABs.

Altera Corporation

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.





Figure 10. LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to $V_{\rm CC}$ to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to V_{CC}, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to V_{CC} , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

I/O Element

An I/O element (IOE) contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time, or as an output register for data that requires fast clockto-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE and, the data input and output enable register should be LE registers placed adjacent to the bidirectional pin. The Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Figure 13 shows the bidirectional I/O registers.

Figure 13. Bidirectional I/O Registers





Figure 26. FLEX 10K Device IOE Timing Model

Figure 27. FLEX 10K Device EAB Timing Model



Figures 28 shows the timing model for bidirectional I/O pin timing.

| Table 32. LE Timing Microparameters (Part 2 of 2) Note (1) | | | | | | |
|--|--|------------|--|--|--|--|
| Symbol | Parameter | Conditions | | | | |
| t _{SU} | LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load | | | | | |
| t _H | LE register hold time for data and enable signals after clock | | | | | |
| t _{PRE} | LE register preset delay | | | | | |
| t _{CLR} | LE register clear delay | | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | | |
| t _{CL} | Minimum clock low time from clock pin | | | | | |

| Table 33. 10 | E Timing Microparameters Note (1) | | |
|---------------------|---|----------------|--|
| Symbol | Parameter | Conditions | |
| t _{IOD} | IOE data delay | | |
| t _{IOC} | IOE register control signal delay | | |
| t _{IOCO} | IOE register clock-to-output delay | | |
| t _{IOCOMB} | IOE combinatorial delay | | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | | |
| t _{IOCLR} | IOE register clear time | | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V _{CCIO} = low voltage | C1 = 35 pF (3) | |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) | |
| t _{XZ} | IOE output buffer disable delay | | |
| t _{ZX1} | IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | |
| t _{ZX2} | IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = low voltage | C1 = 35 pF (3) | |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) | |
| t _{INREG} | IOE input pad and buffer to IOE register delay | | |
| t _{IOFD} | IOE register feedback delay | | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | | |

| Table 34. EAB Timing Microparameters Note (1) | | | | | | | |
|---|--|------------|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | |
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | | | | | | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | | | | | | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | | | | | | |
| t _{EABWE2} | Write enable delay to EAB for registered input | | | | | | |
| t _{EABCLK} | EAB register clock delay | | | | | | |
| t _{EABCO} | EAB register clock-to-output delay | | | | | | |
| t _{EABBYPASS} | Bypass register delay | | | | | | |
| t _{EABSU} | EAB register setup time before clock | | | | | | |
| t _{EABH} | EAB register hold time after clock | | | | | | |
| t _{AA} | Address access delay | | | | | | |
| t _{WP} | Write pulse width | | | | | | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) | | | | | |
| t _{WDH} | Data hold time after falling edge of write pulse | (5) | | | | | |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) | | | | | |
| t _{WAH} | Address hold time after falling edge of write pulse | (5) | | | | | |
| t _{WO} | Write enable to data output valid delay | | | | | | |
| t _{DD} | Data-in to data-out valid delay | | | | | | |
| t _{EABOUT} | Data-out delay | | | | | | |
| t _{EABCH} | Clock high time | | | | | | |
| t _{EABCL} | Clock low time | | | | | | |

| Table 36. Inte | erconnect Timing Microparameters Note (1) | |
|-------------------------|--|------------|
| Symbol | Parameter | Conditions |
| t _{DIN2IOE} | Delay from dedicated input pin to IOE control input | (7) |
| t _{DCLK2LE} | Delay from dedicated clock pin to LE or EAB clock | (7) |
| t _{DIN2DATA} | Delay from dedicated input or clock to LE or EAB data | (7) |
| t _{DCLK2IOE} | Delay from dedicated clock pin to IOE clock | (7) |
| t _{DIN2LE} | Delay from dedicated input pin to LE or EAB control input | (7) |
| t _{SAMELAB} | Routing delay for an LE driving another LE in the same LAB | |
| t _{SAMEROW} | Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row | (7) |
| t _{SAMECOLUMN} | Routing delay for an LE driving an IOE in the same column | (7) |
| t _{DIFFROW} | Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row | (7) |
| t _{TWOROWS} | Routing delay for a row IOE or EAB driving an LE or EAB in a different row | (7) |
| t _{LEPERIPH} | Routing delay for an LE driving a control signal of an IOE via the peripheral control bus | (7) |
| t _{LABCARRY} | Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB | |
| t _{LABCASC} | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB | |

| Table 37. External Timing Parameters Notes (8), (10) | | | | | | |
|--|--|------------|--|--|--|--|
| Symbol | Parameter | Conditions | | | | |
| t _{DRR} | Register-to-register delay via four LEs, three row interconnects, and four local interconnects | (9) | | | | |
| t _{INSU} | Setup time with global clock at IOE register | | | | | |
| t _{INH} | Hold time with global clock at IOE register | | | | | |
| t _{оитсо} | Clock-to-output delay with global clock at IOE register | | | | | |

Table 38. External Bidirectional Timing Parameters Note (10)

| Symbol | Parameter | Condition |
|------------------------|--|-----------|
| t _{INSUBIDIR} | Setup time for bidirectional pins with global clock at adjacent LE register | |
| t _{INHBIDIR} | Hold time for bidirectional pins with global clock at adjacent LE register | |
| toutcobidir | Clock-to-output delay for bidirectional pins with global clock at IOE register | |
| t _{XZBIDIR} | Synchronous IOE output buffer disable delay | |
| t _{ZXBIDIR} | Synchronous IOE output buffer enable delay, slow slew rate = off | |

| Table 42. EPFTUKTU & EPFTUKZU Device EAB Internal Timing Wacroparameters Note (1) | | | | | | | |
|---|---------|----------|---------|----------------|----|--|--|
| Symbol | -3 Spee | ed Grade | -4 Spee | -4 Speed Grade | | | |
| | Min | Max | Min | Max | - | | |
| t _{EABAA} | | 13.7 | | 17.0 | ns | | |
| t _{EABRCCOMB} | 13.7 | | 17.0 | | ns | | |
| t _{EABRCREG} | 9.7 | | 11.9 | | ns | | |
| t _{EABWP} | 5.8 | | 7.2 | | ns | | |
| t _{EABWCCOMB} | 7.3 | | 9.0 | | ns | | |
| t _{EABWCREG} | 13.0 | | 16.0 | | ns | | |
| t _{EABDD} | | 10.0 | | 12.5 | ns | | |
| t _{EABDATACO} | | 2.0 | | 3.4 | ns | | |
| t _{EABDATASU} | 5.3 | | 5.6 | | ns | | |
| t _{EABDATAH} | 0.0 | | 0.0 | | ns | | |
| t _{EABWESU} | 5.5 | | 5.8 | | ns | | |
| t _{EABWEH} | 0.0 | | 0.0 | | ns | | |
| t _{EABWDSU} | 5.5 | | 5.8 | | ns | | |
| t _{EABWDH} | 0.0 | | 0.0 | | ns | | |
| t _{EABWASU} | 2.1 | | 2.7 | | ns | | |
| t _{EABWAH} | 0.0 | | 0.0 | | ns | | |
| t _{EABWO} | | 9.5 | | 11.8 | ns | | |

| Table 67. EPF10K100 Device EAB Internal Timing Macroparameters Note (1) | | | | | | | |
|---|----------|------------------|------|----------------|------|----------------|----|
| Symbol | -3DX Spe | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 13.7 | | 13.7 | | 17.0 | ns |
| t _{EABRCCOMB} | 13.7 | | 13.7 | | 17.0 | | ns |
| t _{EABRCREG} | 9.7 | | 9.7 | | 11.9 | | ns |
| t _{EABWP} | 5.8 | | 5.8 | | 7.2 | | ns |
| t _{EABWCCOMB} | 7.3 | | 7.3 | | 9.0 | | ns |
| t _{EABWCREG} | 13.0 | | 13.0 | | 16.0 | | ns |
| t _{EABDD} | | 10.0 | | 10.0 | | 12.5 | ns |
| t _{EABDATACO} | | 2.0 | | 2.0 | | 3.4 | ns |
| t _{EABDATASU} | 5.3 | | 5.3 | | 5.6 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 5.5 | | 5.5 | | 5.8 | | ns |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWDSU} | 5.5 | | 5.5 | | 5.8 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 2.1 | | 2.1 | | 2.7 | | ns |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWO} | | 9.5 | | 9.5 | | 11.8 | ns |

| Table 79. EPF10K130V Device IOE Timing Microparameters Note (1) | | | | | | | |
|---|----------------|-----|----------------|------|----------------|------|------|
| Symbol | -2 Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 1.3 | | 1.6 | | 2.0 | ns |
| t _{IOC} | | 0.4 | | 0.5 | | 0.7 | ns |
| t _{IOCO} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{IOCOMB} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{IOSU} | 2.6 | | 3.3 | | 3.8 | | ns |
| t _{IOH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{IOCLR} | | 1.7 | | 2.2 | | 2.7 | ns |
| t _{OD1} | | 3.5 | | 4.4 | | 5.0 | ns |
| t _{OD2} | | - | | - | | - | ns |
| t _{OD3} | | 8.2 | | 8.1 | | 9.7 | ns |
| t _{XZ} | | 4.9 | | 6.3 | | 7.4 | ns |
| t _{ZX1} | | 4.9 | | 6.3 | | 7.4 | ns |
| t _{ZX2} | | - | | - | | - | ns |
| t _{ZX3} | | 9.6 | | 10.0 | | 12.1 | ns |
| t _{INREG} | | 7.9 | | 10.0 | | 12.6 | ns |
| t _{IOFD} | | 6.2 | | 7.9 | | 9.9 | ns |
| t _{INCOMB} | | 6.2 | | 7.9 | | 9.9 | ns |

| Table 82. EPF10K130V Device Interconnect Timing Microparameters Note (1) | | | | | | | | | | |
|--|--------|----------|----------------|------|-----|----------------|----|--|--|--|
| Symbol | -2 Spe | ed Grade | -3 Speed Grade | | | -4 Speed Grade | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{DIN2IOE} | | 8.0 | | 9.0 | | 9.5 | ns | | | |
| t _{DIN2LE} | | 2.4 | | 3.0 | | 3.1 | ns | | | |
| t _{DIN2DATA} | | 5.0 | | 6.3 | | 7.4 | ns | | | |
| t _{DCLK2IOE} | | 3.6 | | 4.6 | | 5.1 | ns | | | |
| t _{DCLK2LE} | | 2.4 | | 3.0 | | 3.1 | ns | | | |
| t _{SAMELAB} | | 0.4 | | 0.6 | | 0.8 | ns | | | |
| t _{SAMEROW} | | 4.5 | | 5.3 | | 6.5 | ns | | | |
| t _{SAMECOLUMN} | | 9.0 | | 9.5 | | 9.7 | ns | | | |
| t _{DIFFROW} | | 13.5 | | 14.8 | | 16.2 | ns | | | |
| t _{TWOROWS} | | 18.0 | | 20.1 | | 22.7 | ns | | | |
| t _{LEPERIPH} | | 8.1 | | 8.6 | | 9.5 | ns | | | |
| t _{LABCARRY} | | 0.6 | | 0.8 | | 1.0 | ns | | | |
| t _{LABCASC} | | 0.8 | | 1.0 | | 1.2 | ns | | | |

Table 83. EPF10K130V Device External Timing Parameters Note (1)

| Symbol | -2 Speed Grade | | -3 Spee | d Grade | -4 Spee | Unit | |
|----------------------------|----------------|------|---------|---------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 15.0 | | 19.1 | | 24.2 | ns |
| t _{INSU} (2), (3) | 6.9 | | 8.6 | | 11.0 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTCO} (3) | 2.0 | 7.8 | 2.0 | 9.9 | 2.0 | 11.3 | ns |

Table 84. EPF10K130V Device External Bidirectional Timing Parameters Note (1)

| Symbol | -2 Speed Grade | | -3 Spee | ed Grade | -4 Spee | Unit | |
|-------------------------|----------------|------|---------|----------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 6.7 | | 8.5 | | 10.8 | | ns |
| t _{INHBIDIR} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTCOBIDIR} | 2.0 | 6.9 | 2.0 | 8.8 | 2.0 | 10.2 | ns |
| t _{XZBIDIR} | | 12.9 | | 16.4 | | 19.3 | ns |
| t _{ZXBIDIR} | | 12.9 | | 16.4 | | 19.3 | ns |

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 92 through 98 show EPF10K30A device internal and external timing parameters.

| Table 92. EPF10K30A Device LE Timing Microparameters Note (1) | | | | | | | | | |
|---|----------------|-----|--------|----------|---------|------|----|--|--|
| Symbol | -1 Speed Grade | | -2 Spe | ed Grade | -3 Spec | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{LUT} | | 0.8 | | 1.1 | | 1.5 | ns | | |
| t _{CLUT} | | 0.6 | | 0.7 | | 1.0 | ns | | |
| t _{RLUT} | | 1.2 | | 1.5 | | 2.0 | ns | | |
| t _{PACKED} | | 0.6 | | 0.6 | | 1.0 | ns | | |
| t _{EN} | | 1.3 | | 1.5 | | 2.0 | ns | | |
| t _{CICO} | | 0.2 | | 0.3 | | 0.4 | ns | | |
| t _{CGEN} | | 0.8 | | 1.0 | | 1.3 | ns | | |
| t _{CGENR} | | 0.6 | | 0.8 | | 1.0 | ns | | |
| t _{CASC} | | 0.9 | | 1.1 | | 1.4 | ns | | |
| t _C | | 1.1 | | 1.3 | | 1.7 | ns | | |
| t _{CO} | | 0.4 | | 0.6 | | 0.7 | ns | | |
| t _{COMB} | | 0.6 | | 0.7 | | 0.9 | ns | | |
| t _{SU} | 0.9 | | 0.9 | | 1.4 | | ns | | |
| t _H | 1.1 | | 1.3 | | 1.7 | | ns | | |
| t _{PRE} | | 0.5 | | 0.6 | | 0.8 | ns | | |
| t _{CLR} | | 0.5 | | 0.6 | | 0.8 | ns | | |
| t _{CH} | 3.0 | | 3.5 | | 4.0 | | ns | | |
| t _{CL} | 3.0 | | 3.5 | | 4.0 | | ns | | |

 Table 93. EPF10K30A Device IOE Timing Microparameters
 Note (1) (Part 1 of 2)

| Symbol | -1 Spec | ed Grade | -2 Spee | d Grade | -3 Spee | d Grade | Unit |
|---------------------|---------|----------|---------|---------|---------|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{IOD} | | 2.2 | | 2.6 | | 3.4 | ns |
| t _{IOC} | | 0.3 | | 0.3 | | 0.5 | ns |
| t _{IOCO} | | 0.2 | | 0.2 | | 0.3 | ns |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.8 | ns |
| t _{IOSU} | 1.4 | | 1.7 | | 2.2 | | ns |

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 99 through 105 show EPF10K100A device internal and external timing parameters.

| Sumbol | 10 | ad Crada | 0.0 | ad Crada | 2 0 | Unit | | |
|---------------------|---------|----------|--------|----------|---------|----------|------|--|
| Symbol | -1 Spec | ed Grade | -2 Spe | ed Grade | -3 Spee | ed Grade | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{LUT} | | 1.0 | | 1.2 | | 1.4 | ns | |
| t _{CLUT} | | 0.8 | | 0.9 | | 1.1 | ns | |
| t _{RLUT} | | 1.4 | | 1.6 | | 1.9 | ns | |
| t _{PACKED} | | 0.4 | | 0.5 | | 0.5 | ns | |
| t _{EN} | | 0.6 | | 0.7 | | 0.8 | ns | |
| t _{CICO} | | 0.2 | | 0.2 | | 0.3 | ns | |
| t _{CGEN} | | 0.4 | | 0.4 | | 0.6 | ns | |
| t _{CGENR} | | 0.6 | | 0.7 | | 0.8 | ns | |
| t _{CASC} | | 0.7 | | 0.9 | | 1.0 | ns | |
| t _C | | 0.9 | | 1.0 | | 1.2 | ns | |
| t _{CO} | | 0.2 | | 0.3 | | 0.3 | ns | |
| t _{COMB} | | 0.6 | | 0.7 | | 0.8 | ns | |
| t _{SU} | 0.8 | | 1.0 | | 1.2 | | ns | |
| t _H | 0.3 | | 0.5 | | 0.5 | | ns | |
| t _{PRE} | | 0.3 | | 0.3 | | 0.4 | ns | |
| t _{CLR} | | 0.3 | | 0.3 | | 0.4 | ns | |
| t _{CH} | 2.5 | | 3.5 | | 4.0 | | ns | |
| t _{CL} | 2.5 | | 3.5 | | 4.0 | | ns | |

| Table 100. EPF10K100A Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|--|---------|----------------|-----|----------|---------|------|----|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | ed Grade | -3 Spee | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{IOD} | | 2.5 | | 2.9 | | 3.4 | ns | | |
| t _{IOC} | | 0.3 | | 0.3 | | 0.4 | ns | | |
| t _{IOCO} | | 0.2 | | 0.2 | | 0.3 | ns | | |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.7 | ns | | |
| t _{IOSU} | 1.3 | | 1.7 | | 1.8 | | ns | | |
| t _{IOH} | 0.2 | | 0.2 | | 0.3 | | ns | | |
| t _{IOCLR} | | 1.0 | | 1.2 | | 1.4 | ns | | |
| t _{OD1} | | 2.2 | | 2.6 | | 3.0 | ns | | |
| t _{OD2} | | 4.5 | | 5.3 | | 6.1 | ns | | |
| t _{OD3} | | 6.8 | | 7.9 | | 9.3 | ns | | |
| t _{XZ} | | 2.7 | | 3.1 | | 3.7 | ns | | |
| t _{ZX1} | | 2.7 | | 3.1 | | 3.7 | ns | | |
| t _{ZX2} | | 5.0 | | 5.8 | | 6.8 | ns | | |
| t _{ZX3} | | 7.3 | | 8.4 | | 10.0 | ns | | |
| t _{INREG} | | 5.3 | | 6.1 | | 7.2 | ns | | |
| t _{IOFD} | | 4.7 | | 5.5 | | 6.4 | ns | | |
| t _{INCOMB} | | 4.7 | | 5.5 | | 6.4 | ns | | |



