



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	12288
Number of I/O	102
Number of Gates	69000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k30ati144-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notes to tables:

- (1) FLEX 10K and FLEX 10KA device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), pin-grid array (PGA), and FineLine BGA™ packages.
- (2) This option is supported with a 256-pin FineLine BGA package. By using SameFrame pin migration, all FineLine BGA packages are pin compatible. For example, a board can be designed to support both 256-pin and 484-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.

# General Description

Altera's FLEX 10K devices are the industry's first embedded PLDs. Based on reconfigurable CMOS SRAM elements, the Flexible Logic Element MatriX (FLEX) architecture incorporates all features necessary to implement common gate array megafunctions. With up to 250,000 gates, the FLEX 10K family provides the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device.

FLEX 10K devices are reconfigurable, which allows 100% testing prior to shipment. As a result, the designer is not required to generate test vectors for fault coverage purposes. Additionally, the designer does not need to manage inventories of different ASIC designs; FLEX 10K devices can be configured on the board for the specific functionality required.

Table 6 shows FLEX 10K performance for some common designs. All performance values were obtained with Synopsys DesignWare or LPM functions. No special design technique was required to implement the applications; the designer simply inferred or instantiated a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application		urces sed		Perfor	mance		Units
	LEs	EABs	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	-4 Speed Grade	
16-bit loadable counter (1)	16	0	204	166	125	95	MHz
16-bit accumulator (1)	16	0	204	166	125	95	MHz
16-to-1 multiplexer (2)	10	0	4.2	5.8	6.0	7.0	ns
256 × 8 RAM read cycle speed (3)	0	1	172	145	108	84	MHz
256 × 8 RAM write cycle speed (3)	0	1	106	89	68	63	MHz

#### Notes:

- (1) The speed grade of this application is limited because of clock high and low specifications.
- (2) This application uses combinatorial inputs and outputs.
- (3) This application uses registered inputs and outputs.

The FLEX 10K architecture is similar to that of embedded gate arrays, the fastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional "sea-of-gates" architecture. In addition, embedded gate arrays have dedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays provide reduced die area and increased speed compared to standard gate arrays. However, embedded megafunctions typically cannot be customized, limiting the designer's options. In contrast, FLEX 10K devices are programmable, providing the designer with full control over embedded megafunctions and general logic while facilitating iterative design changes during debugging.

Each FLEX 10K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), microcontroller, wide-data-path manipulation, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array: it is used to implement general logic, such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

FLEX 10K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers the EPC1, EPC2, EPC16, and EPC1441 configuration devices, which configure FLEX 10K devices via a serial data stream. Configuration data can also be downloaded from system RAM or from Altera's BitBlaster™ serial download cable or ByteBlasterMV™ parallel port download cable. After a FLEX 10K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 320 ms, real-time changes can be made during system operation.

FLEX 10K devices contain an optimized interface that permits microprocessors to configure FLEX 10K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10K device as memory and configure the device by writing to a virtual memory location, making it very easy for the designer to reconfigure the device.



For more information, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices)

FLEX 10K devices are supported by Altera development systems; single, integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet for more information.


# Functional Description

Each FLEX 10K device contains an embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 2,048 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 8$  RAM blocks can be combined to form a  $256 \times 16$  RAM block; two  $512 \times 4$  blocks of RAM can be combined to form a  $512 \times 8$  RAM block. See Figure 3.

Figure 3. Examples of Combining EABs



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. Altera's software automatically combines EABs to meet a designer's RAM specifications.

EABs provide flexible options for driving and controlling clock signals. Different clocks can be used for the EAB inputs and outputs. Registers can be independently inserted on the data input, EAB output, or the address and WE inputs. The global signals and the EAB local interconnect can drive the WE signal. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control the WE signal or the EAB clock signals.

Each EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs. See Figure 4.

#### Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

#### Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.


#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.


Figure 10. LE Clear & Preset Modes




# **Asynchronous Load with Clear**

#### labctrl1 (Asynchronous Load) PRN data3 (Data) NOT CLRN labctrl2 (Clear) Chip-Wide Reset

#### **Asynchronous Load without Clear or Preset**



#### **Asynchronous Load with Preset**



## Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to V<sub>CC</sub> to deactivate it.

#### Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to  $V_{CC}$ , asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

## Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to  $V_{CC}$ , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

#### Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

#### Asynchronous Load with Preset


When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

#### Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Figure 12 shows the interconnection of adjacent LABs and EABs with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.

Figure 12. Interconnect Resources



Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. The internally generated signal can drive the global signal, providing the same low-skew, low-delay characteristics for an internally generated signal as for a signal driven by an input. This feature is ideal for internally generated clear or clock signals with high fan-out. When a global signal is driven by internal logic, the dedicated input pin that drives that global signal cannot be used. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.

When the chip-wide output enable pin is held low, it will tri-state all pins on the device. This option can be set in the Global Project Device Options menu. Additionally, the registers in the IOE can be reset by holding the chip-wide reset pin low.

#### Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel. See Figure 14.

Figure 14. FLEX 10K Row-to-IOE Connections

The values for m and n are provided in Table 10.




Figure 21 shows the typical output drive characteristics of EPF10K50V and EPF10K130V devices.

Typical I<sub>O</sub>
Output
Current (mA)

40

V<sub>CC</sub> = 3.3 V
Room Temperature

1
2

V<sub>O</sub> Output Voltage (V)

Figure 21. Output Drive Characteristics of EPF10K50V & EPF10K130V Devices


Tables 26 through 31 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 3.3-V FLEX 10K devices.

Table 2	6. FLEX 10KA 3.3-V Device A	bsolute Maximum Ratings Note (	(1)		
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-0.5	4.6	V
V <sub>I</sub>	DC input voltage		-2.0	5.75	V
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C
TJ	Junction temperature	Ceramic packages, under bias		150	° C
		PQFP, TQFP, RQFP, and BGA		135	° C
		packages, under bias			

Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10K device.

Figure 24. FLEX 10K Device Timing Model



Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
$t_{LUT}$		1.4		1.7	ns
t <sub>CLUT</sub>		0.6		0.7	ns
t <sub>RLUT</sub>		1.5		1.9	ns
t <sub>PACKED</sub>		0.6		0.9	ns
$t_{EN}$		1.0		1.2	ns
t <sub>CICO</sub>		0.2		0.3	ns
t <sub>CGEN</sub>		0.9		1.2	ns
t <sub>CGENR</sub>		0.9		1.2	ns
t <sub>CASC</sub>		0.8		0.9	ns
$t_{\mathbb{C}}$		1.3		1.5	ns
$t_{CO}$		0.9		1.1	ns
$t_{\text{COMB}}$		0.5		0.6	ns
t <sub>SU</sub>	1.3		2.5		ns
$t_H$	1.4		1.6		ns
t <sub>PRE</sub>		1.0		1.2	ns
t <sub>CLR</sub>		1.0		1.2	ns
t <sub>CH</sub>	4.0		4.0		ns
$t_{CL}$	4.0		4.0		ns

Table 45. EPF10K10 & EPF1	OK20 Device Exter	nal Timing Para	ameters No	te (1)	
Symbol	-3 Spe	ed Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t <sub>DRR</sub>		16.1		20.0	ns
t <sub>INSU</sub> (2), (3)	5.5		6.0		ns
t <sub>INH</sub> (3)	0.0		0.0		ns
t <sub>оитсо</sub> (3)	2.0	6.7	2.0	8.4	ns

Table 46. EPF10K10 Device	Table 46. EPF10K10 Device External Bidirectional Timing Parameters         Note (1)								
Symbol	-3 Spe	ed Grade	-4 Spee	ed Grade	Unit				
	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	4.5		5.6		ns				
t <sub>INHBIDIR</sub>	0.0		0.0		ns				
t <sub>OUTCOBIDIR</sub>	2.0	6.7	2.0	8.4	ns				
t <sub>XZBIDIR</sub>		10.5		13.4	ns				
t <sub>ZXBIDIR</sub>		10.5		13.4	ns				

Symbol	-3 Spec	ed Grade	-4 Spee	d Grade	Unit		
	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub>	4.6		5.7		ns		
t <sub>INHBIDIR</sub>	0.0		0.0		ns		
t <sub>OUTCOBIDIR</sub>	2.0	6.7	2.0	8.4	ns		
t <sub>XZBIDIR</sub>		10.5		13.4	ns		
t <sub>ZXBIDIR</sub>		10.5		13.4	ns		

# Notes to tables:

- All timing parameters are described in Tables 32 through 38 in this data sheet.
   Using an LE to register the signal may provide a lower setup time.
   This parameter is specified by characterization.

Symbol	-2 Speed	l Grade	-3 Spee	d Grade	-4 Spec	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		12.1		13.7		17.0	ns
t <sub>EABRCCOMB</sub>	12.1		13.7		17.0		ns
t <sub>EABRCREG</sub>	8.6		9.7		11.9		ns
t <sub>EABWP</sub>	5.2		5.8		7.2		ns
t <sub>EABWCCOMB</sub>	6.5		7.3		9.0		ns
t <sub>EABWCREG</sub>	11.6		13.0		16.0		ns
t <sub>EABDD</sub>		8.8		10.0		12.5	ns
t <sub>EABDATACO</sub>		1.7		2.0		3.4	ns
t <sub>EABDATASU</sub>	4.7		5.3		5.6		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	4.9		5.5		5.8		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.8		2.1		2.7		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	4.1		4.7		5.8		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWO</sub>		8.4		9.5		11.8	ns

• • • •	1.0						4.0		Unit	
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spe	ed Grade	-4 Spee	ed Grade	Unit	
	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.7		2.8		3.4		4.6	ns	
t <sub>EABDATA2</sub>		4.9		3.9		4.8		5.9	ns	
t <sub>EABWE1</sub>		0.0		2.5		3.0		3.7	ns	
t <sub>EABWE2</sub>		4.0		4.1		5.0		6.2	ns	
t <sub>EABCLK</sub>		0.4		0.8		1.0		1.2	ns	
t <sub>EABCO</sub>		0.1		0.2		0.3		0.4	ns	
t <sub>EABBYPASS</sub>		0.9		1.1		1.3		1.6	ns	
t <sub>EABSU</sub>	0.8		1.5		1.8		2.2		ns	
t <sub>EABH</sub>	0.8		1.6		2.0		2.5		ns	
$t_{AA}$		5.5		8.2		10.0		12.4	ns	
$t_{WP}$	6.0		4.9		6.0		7.4		ns	
t <sub>WDSU</sub>	0.1		0.8		1.0		1.2		ns	
t <sub>WDH</sub>	0.1		0.2		0.3		0.4		ns	
t <sub>WASU</sub>	0.1		0.4		0.5		0.6		ns	
t <sub>WAH</sub>	0.1		0.8		1.0		1.2		ns	
$t_{WO}$		2.8		4.3		5.3		6.5	ns	
$t_{DD}$		2.8		4.3		5.3		6.5	ns	
t <sub>EABOUT</sub>		0.5		0.4		0.5		0.6	ns	
t <sub>EABCH</sub>	2.0		4.0		4.0		4.0		ns	
t <sub>EABCL</sub>	6.0		4.9		6.0		7.4		ns	

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>EABAA</sub>		9.5		13.6		16.5		20.8	ns
t <sub>EABRCCOMB</sub>	9.5		13.6		16.5		20.8		ns
t <sub>EABRCREG</sub>	6.1		8.8		10.8		13.4		ns
t <sub>EABWP</sub>	6.0		4.9		6.0		7.4		ns
t <sub>EABWCCOMB</sub>	6.2		6.1		7.5		9.2		ns
t <sub>EABWCREG</sub>	12.0		11.6		14.2		17.4		ns
t <sub>EABDD</sub>		6.8		9.7		11.8		14.9	ns
t <sub>EABDATA</sub> CO		1.0		1.4		1.8		2.2	ns
t <sub>EABDATASU</sub>	5.3		4.6		5.6		6.9		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	4.4		4.8		5.8		7.2		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.8		1.1		1.4		2.1		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	4.5		4.6		5.6		7.4		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		0.0		ns
t <sub>EABWO</sub>		5.1		9.4		11.4		14.0	ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		3.3		3.9		5.2	ns
t <sub>EABDATA2</sub>		1.0		1.3		1.7	ns
t <sub>EABWE1</sub>		2.6		3.1		4.1	ns
t <sub>EABWE2</sub>		2.7		3.2		4.3	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		1.2		1.4		1.8	ns
t <sub>EABBYPASS</sub>		0.1		0.2		0.2	ns
t <sub>EABSU</sub>	1.4		1.7		2.2		ns
t <sub>EABH</sub>	0.1		0.1		0.1		ns
$t_{AA}$		4.5		5.4		7.3	ns
$t_{WP}$	2.0		2.4		3.2		ns
t <sub>WDSU</sub>	0.7		0.8		1.1		ns
t <sub>WDH</sub>	0.5		0.6		0.7		ns
t <sub>WASU</sub>	0.6		0.7		0.9		ns
t <sub>WAH</sub>	0.9		1.1		1.5		ns
$t_{WO}$		3.3		3.9		5.2	ns
$t_{DD}$		3.3		3.9		5.2	ns
t <sub>EABOUT</sub>		0.1		0.1		0.2	ns
t <sub>EABCH</sub>	3.0		3.5		4.0		ns
t <sub>EABCL</sub>	3.03		3.5		4.0		ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
$t_{IOH}$	0.9		1.1		1.4		ns
t <sub>IOCLR</sub>		0.7		0.8		1.0	ns
t <sub>OD1</sub>		1.9		2.2		2.9	ns
t <sub>OD2</sub>		4.8		5.6		7.3	ns
t <sub>OD3</sub>		7.0		8.2		10.8	ns
XZ		2.2		2.6		3.4	ns
ZX1		2.2		2.6		3.4	ns
ZX2		5.1		6.0		7.8	ns
ZX3		7.3		8.6		11.3	ns
INREG		4.4		5.2		6.8	ns
IOFD		3.8		4.5		5.9	ns
t <sub>INCOMB</sub>		3.8		4.5		5.9	ns

 $f_{MAX}$  = Maximum operating frequency in MHz

N = Total number of logic cells used in the device

tog<sub>LC</sub> = Average percent of logic cells toggling at each clock

(typically 12.5%)

K = Constant, shown in Tables 114 and 115

Table 114. FLEX 10K K Constant Values	
Device	K Value
EPF10K10	82
EPF10K20	89
EPF10K30	88
EPF10K40	92
EPF10K50	95
EPF10K70	85
EPF10K100	88

Table 115. FLEX 10KA K Constant Values	
Device	K Value
EPF10K10A	17
EPF10K30A	17
EPF10K50V	19
EPF10K100A	19
EPF10K130V	22
EPF10K250A	23

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant *K* in the power calculation equations) for continuous interconnect FLEX devices assumes that logic cells drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all logic cells drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 32 shows the relationship between the current and operating frequency of FLEX 10K devices.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to

current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001