E·XFL

Altera - EPF10K30BC356-4 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	12288
Number of I/O	246
Number of Gates	69000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf10k30bc356-4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices)

FLEX 10K devices are supported by Altera development systems; single, integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet for more information.

Functional Description

Each FLEX 10K device contains an embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 2,048 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Figure 7 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.



Figure 7. Carry Chain Operation (n-bit Full Adder)

Figure 9. FLEX 10K LE Operating Modes







Up/Down Counter Mode



Clearable Counter Mode



Note:

(1) Packed registers cannot be used with the cascade chain.

Altera Corporation

Figure 10. LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to $V_{\rm CC}$ to deactivate it.

FastTrack Interconnect

In the FLEX 10K architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the device. The column interconnect routes signals between rows and can drive I/O pins.

A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in an LAB drive the row interconnect.

Each column of LABs is served by a dedicated column interconnect. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must be routed to the row interconnect before it can enter an LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, an LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This routing flexibility enables routing resources to be used more efficiently. See Figure 11. Figure 12 shows the interconnection of adjacent LABs and EABs with row, column, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB B3 is in row B, column 3.





Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. The internally generated signal can drive the global signal, providing the same low-skew, low-delay characteristics for an internally generated signal as for a signal driven by an input. This feature is ideal for internally generated clear or clock signals with high fan-out. When a global signal is driven by internal logic, the dedicated input pin that drives that global signal cannot be used. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.

When the chip-wide output enable pin is held low, it will tri-state all pins on the device. This option can be set in the Global Project Device Options menu. Additionally, the registers in the IOE can be reset by holding the chip-wide reset pin low.

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel. See Figure 14.

Figure 14. FLEX 10K Row-to-IOE Connections

The values for m and n are provided in Table 10.



Figure 15. FLEX 10K Column-to-IOE Connections

The values for m and n are provided in Table 11.



Table 11 lists the FLEX 10K column-to-IOE interconnect resources.

Table 11. FLEX 10K Column-to-IOE Interconnect Resources								
Device	Channels per Column (<i>n</i>)	Column Channel per Pin (<i>m</i>)						
EPF10K10 EPF10K10A	24	16						
EPF10K20	24	16						
EPF10K30 EPF10K30A	24	16						
EPF10K40	24	16						
EPF10K50 EPF10K50V	24	16						
EPF10K70	24	16						
EPF10K100 EPF10K100A	24	16						
EPF10K130V	32	24						
EPF10K250A	40	32						

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of approximately 2.9 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

Open-Drain Output Option

FLEX 10K devices provide an optional open-drain (electrically equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane. Additionally, the Altera software can convert tri-state buffers with grounded data inputs to opendrain pins automatically.

Open-drain output pins on FLEX 10K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 10K devices with $V_{CCIO} = 3.3$ V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

MultiVolt I/O Interface

The FLEX 10K device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10K devices to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT) and another set for I/O output drivers (VCCIO).

Figure 18 shows the timing requirements for the JTAG signals.

Figure 18. JTAG Waveforms



Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 16. JTAG Timing Parameters & Values								
Symbol	Parameter	Min	Max	Unit				
t _{JCP}	TCK clock period	100		ns				
t _{JCH}	TCK clock high time	50		ns				
t _{JCL}	TCK clock low time	50		ns				
t _{JPSU}	JTAG port setup time	20		ns				
t _{JPH}	JTAG port hold time	45		ns				
t _{JPCO}	JTAG port clock to output		25	ns				
t _{JPZX}	JTAG port high impedance to valid output		25	ns				
t _{JPXZ}	JTAG port valid output to high impedance		25	ns				
t _{JSSU}	Capture register setup time	20		ns				
t _{JSH}	Capture register hold time	45		ns				
t _{JSCO}	Update register clock to output		35	ns				
t _{JSZX}	Update register high-impedance to valid output		35	ns				
t _{JSXZ}	Update register valid output to high impedance		35	ns				

Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industrystandard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides pointto-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10K device.



Table 32. LE Timing Microparameters (Part 2 of 2) Note (1)						
Symbol	bol Parameter					
t _{SU}	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load					
t _H	LE register hold time for data and enable signals after clock					
t _{PRE}	LE register preset delay					
t _{CLR}	LE register clear delay					
t _{CH}	Minimum clock high time from clock pin					
t _{CL}	Minimum clock low time from clock pin					

Table 33. 10	E Timing Microparameters Note (1)							
Symbol	Symbol Parameter							
t _{IOD}	IOE data delay							
t _{IOC}	IOE register control signal delay							
t _{IOCO}	IOE register clock-to-output delay							
t _{IOCOMB}	IOE combinatorial delay							
t _{IOSU}	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear							
t _{IOH}	IOE register hold time for data and enable signals after clock							
t _{IOCLR}	IOE register clear time							
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)						
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V _{CCIO} = low voltage	C1 = 35 pF (3)						
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)						
t _{XZ}	IOE output buffer disable delay							
t _{ZX1}	IOE output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)						
t _{ZX2}	IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = low voltage	C1 = 35 pF (3)						
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)						
t _{INREG}	IOE input pad and buffer to IOE register delay							
t _{IOFD}	IOE register feedback delay							
t _{INCOMB}	IOE input pad and buffer to FastTrack Interconnect delay							

Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Symbol	-3 Spee	d Grade	-4 Spee	-4 Speed Grade		
	Min	Max	Min	Max		
t _{LUT}		1.4		1.7	ns	
t _{CLUT}		0.6		0.7	ns	
t _{RLUT}		1.5		1.9	ns	
t _{PACKED}		0.6		0.9	ns	
t _{EN}		1.0		1.2	ns	
t _{CICO}		0.2		0.3	ns	
t _{CGEN}		0.9		1.2	ns	
t _{CGENR}		0.9		1.2	ns	
t _{CASC}		0.8		0.9	ns	
t _C		1.3		1.5	ns	
t _{CO}		0.9		1.1	ns	
t _{COMB}		0.5		0.6	ns	
t _{SU}	1.3		2.5		ns	
t _H	1.4		1.6		ns	
t _{PRE}		1.0		1.2	ns	
t _{CLR}		1.0		1.2	ns	
t _{CH}	4.0		4.0		ns	
t _{Cl}	4.0		4.0		ns	

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 72. EPF10K50V Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		ed Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Мах	Min	Max	
t _{IOD}		1.2		1.6		1.9		2.1	ns
t _{IOC}		0.3		0.4		0.5		0.5	ns
t _{IOCO}		0.3		0.3		0.4		0.4	ns
t _{IOCOMB}		0.0		0.0		0.0		0.0	ns
t _{IOSU}	2.8		2.8		3.4		3.9		ns
t _{IOH}	0.7		0.8		1.0		1.4		ns
t _{IOCLR}		0.5		0.6		0.7		0.7	ns
t _{OD1}		2.8		3.2		3.9		4.7	ns
t _{OD2}		-		-		-		-	ns
t _{OD3}		6.5		6.9		7.6		8.4	ns
t _{XZ}		2.8		3.1		3.8		4.6	ns
t _{ZX1}		2.8		3.1		3.8		4.6	ns
t _{ZX2}		-		-		-		-	ns
t _{ZX3}		6.5		6.8		7.5		8.3	ns
t _{INREG}		5.0		5.7		7.0		9.0	ns
t _{IOFD}		1.5		1.9		2.3		2.7	ns
t _{INCOMB}		1.5		1.9		2.3		2.7	ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 80. EPF10K130V Device EAB Internal Microparameters Note (1)								
Symbol	-2 Spee	ed Grade	-3 Spee	ed Grade	-4 Spee	ed Grade	Unit	
	Min	Мах	Min	Max	Min	Max		
t _{EABDATA1}		1.9		2.4		2.4	ns	
t _{EABDATA2}		3.7		4.7		4.7	ns	
t _{EABWE1}		1.9		2.4		2.4	ns	
t _{EABWE2}		3.7		4.7		4.7	ns	
t _{EABCLK}		0.7		0.9		0.9	ns	
t _{EABCO}		0.5		0.6		0.6	ns	
t _{EABBYPASS}		0.6		0.8		0.8	ns	
t _{EABSU}	1.4		1.8		1.8		ns	
t _{EABH}	0.0		0.0		0.0		ns	
t _{AA}		5.6		7.1		7.1	ns	
t _{WP}	3.7		4.7		4.7		ns	
t _{WDSU}	4.6		5.9		5.9		ns	
t _{WDH}	0.0		0.0		0.0		ns	
t _{WASU}	3.9		5.0		5.0		ns	
t _{WAH}	0.0		0.0		0.0		ns	
t _{WO}		5.6		7.1		7.1	ns	
t _{DD}		5.6		7.1		7.1	ns	
t _{EABOUT}		2.4		3.1		3.1	ns	
t _{EABCH}	4.0		4.0		4.0		ns	
t _{EABCL}	4.0		4.7		4.7		ns	

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	-
t _{EABDATA1}		3.3		3.9		5.2	ns
t _{EABDATA2}		1.0		1.3		1.7	ns
t _{EABWE1}		2.6		3.1		4.1	ns
t _{EABWE2}		2.7		3.2		4.3	ns
t _{EABCLK}		0.0		0.0		0.0	ns
t _{EABCO}		1.2		1.4		1.8	ns
t _{EABBYPASS}		0.1		0.2		0.2	ns
t _{EABSU}	1.4		1.7		2.2		ns
t _{EABH}	0.1		0.1		0.1		ns
t _{AA}		4.5		5.4		7.3	ns
t _{WP}	2.0		2.4		3.2		ns
t _{WDSU}	0.7		0.8		1.1		ns
t _{WDH}	0.5		0.6		0.7		ns
t _{WASU}	0.6		0.7		0.9		ns
t _{WAH}	0.9		1.1		1.5		ns
t _{WO}		3.3		3.9		5.2	ns
t _{DD}		3.3		3.9		5.2	ns
t _{EABOUT}		0.1		0.1		0.2	ns
t _{EABCH}	3.0		3.5		4.0		ns
t _{EABCL}	3.03		3.5		4.0		ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 96. EPF10K30A Device Interconnect Timing Microparameters Note (1)								
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{DIN2IOE}		3.9		4.4		5.1	ns	
t _{DIN2LE}		1.2		1.5		1.9	ns	
t _{DIN2DATA}		3.2		3.6		4.5	ns	
t _{DCLK2IOE}		3.0		3.5		4.6	ns	
t _{DCLK2LE}		1.2		1.5		1.9	ns	
t _{SAMELAB}		0.1		0.1		0.2	ns	
t _{SAMEROW}		2.3		2.4		2.7	ns	
t _{SAMECOLUMN}		1.3		1.4		1.9	ns	
t _{DIFFROW}		3.6		3.8		4.6	ns	
t _{TWOROWS}		5.9		6.2		7.3	ns	
t _{LEPERIPH}		3.5		3.8		4.1	ns	
t _{LABCARRY}		0.3		0.4		0.5	ns	
t _{LABCASC}		0.9		1.1		1.4	ns	

Table 97. EPF10K30A External Reference Timing Parameters	Note (1)
--	--------	----

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		11.0		13.0		17.0	ns
t _{INSU} (2), (3)	2.5		3.1		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	5.4	2.0	6.2	2.0	8.3	ns

 Table 98. EPF10K30A Device External Bidirectional Timing Parameters
 Note

Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	4.2		4.9		6.8		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
toutcobidir	2.0	5.4	2.0	6.2	2.0	8.3	ns
t _{XZBIDIR}		6.2		7.5		9.8	ns
tZXBIDIR		6.2		7.5		9.8	ns

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 106 through 112 show EPF10K250A device internal and external timing parameters.

Table 106. EPF10K250A Device LE Timing Microparameters Note (1)							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t _{LUT}		0.9		1.0		1.4	ns
t _{CLUT}		1.2		1.3		1.6	ns
t _{RLUT}		2.0		2.3		2.7	ns
t _{PACKED}		0.4		0.4		0.5	ns
t _{EN}		1.4		1.6		1.9	ns
t _{CICO}		0.2		0.3		0.3	ns
t _{CGEN}		0.4		0.6		0.6	ns
t _{CGENR}		0.8		1.0		1.1	ns
t _{CASC}		0.7		0.8		1.0	ns
t _C		1.2		1.3		1.6	ns
t _{CO}		0.6		0.7		0.9	ns
t _{COMB}		0.5		0.6		0.7	ns
t _{SU}	1.2		1.4		1.7		ns
t _H	1.2		1.3		1.6		ns
t _{PRE}		0.7		0.8		0.9	ns
t _{CLR}		0.7		0.8		0.9	ns
t _{CH}	2.5		3.0		3.5		ns
t _{CL}	2.5		3.0		3.5		ns





Multiple FLEX 10K devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 116. Data Sources for Configuration					
Configuration Scheme	Data Source				
Configuration device	EPC1, EPC2, EPC16, or EPC1441 configuration device				
Passive serial (PS)	BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or serial data source				
Passive parallel asynchronous (PPA)	Parallel data source				
Passive parallel synchronous (PPS)	Parallel data source				
JTAG	BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or microprocessor with Jam STAPL file or Jam Byte-Code file				

Device Pin-Outs

Revision History The information contained in the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet* version 4.2 supersedes information published in previous versions.

See the Altera web site (http://www.altera.com) or the Altera Digital

Version 4.2 Changes

Library for pin-out information.

The following change was made to version 4.2 of the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet*: updated Figure 13.

Version 4.1 Changes

The following changes were made to version 4.1 of the *FLEX 10K Embedded Programmable Logic Device Family Data Sheet.*

- Updated General Description section
- Updated I/O Element section
- Updated SameFrame Pin-Outs section
- Updated Figure 16
- Updated Tables 13 and 116
- Added Note 9 to Table 19
- Added Note 10 to Table 24
- Added Note 10 to Table 28