E·XFL

Intel - EPF10K30RC240-3N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|---|
| Number of LABs/CLBs | 216 |
| Number of Logic Elements/Cells | 1728 |
| Total RAM Bits | 12288 |
| Number of I/O | 189 |
| Number of Gates | 69000 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 240-BFQFP Exposed Pad |
| Supplier Device Package | 240-RQFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k30rc240-3n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Logic functions are implemented by programming the EAB with a readonly pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement a 4 × 4 multiplier with eight inputs and eight outputs. Parameterized functions such as LPM functions can automatically take advantage of the EAB.

The EAB provides advantages over FPGAs, which implement on-board RAM as arrays of small, distributed RAM blocks. These FPGA RAM blocks contain delays that are less predictable as the size of the RAM increases. In addition, FPGA RAM blocks are prone to routing problems because small blocks of RAM must be connected together to make larger blocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the EAB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. A circuit using the EAB's self-timed RAM need only meet the setup and hold time specifications of the global clock.

When used as RAM, each EAB can be configured in any of the following sizes: 256×8 , 512×4 , $1,024 \times 2$, or $2,048 \times 1$. See Figure 2.



Altera Corporation

LE Operating Modes

The FLEX 10K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions which use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 9 shows the LE operating modes.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect at the same time.

The LUT and the register in the LE can be used independently; this feature is known as register packing. To support register packing, the LE has two outputs; one drives the local interconnect and the other drives the FastTrack Interconnect. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function, and the other generates a carry output. As shown in Figure 9 on page 19, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to V_{CC}, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to V_{CC} , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.



Figure 11. LAB Connections to Row & Column Interconnect

Figure 13. Bidirectional I/O Registers



| Table 1 | 9. FLEX 10K 5.0-V Devi | ce DC Operating Conditions No | tes (5), (6) | | | |
|------------------|---|---|-------------------------|-----|--------------------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{IH} | High-level input voltage | | 2.0 | | V _{CCINT} + 0.5 | V |
| V _{IL} | Low-level input voltage | | -0.5 | | 0.8 | V |
| V _{OH} | 5.0-V high-level TTL output voltage | $I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (7) | 2.4 | | | V |
| | 3.3-V high-level TTL output voltage | I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V (7) | 2.4 | | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7) | V _{CCIO} – 0.2 | | | V |
| V _{OL} | 5.0-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (8) | | | 0.45 | V |
| | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (8) | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (8) | | | 0.2 | V |
| I _I | Input pin leakage current | $V_1 = V_{CC}$ or ground (9) | -10 | | 10 | μA |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_{O} = V_{CC}$ or ground (9) | -40 | | 40 | μA |
| I _{CC0} | V _{CC} supply current (standby) | V _I = ground, no load | | 0.5 | 10 | mA |

| Table 2 | 0. 5.0-V Device Capacitance of | EPF10K10, EPF10K20 & EPF10K30 |) Devices | Note (10) | |
|---------|--------------------------------|-------------------------------|-----------|-----------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |

| CIN | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | 8 | pF |
|--------------------|--|-------------------------------------|----|----|
| C _{INCLK} | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | 8 | pF |

| Table 21. 5.0-V Device Capacitance of EPF10K40, EPF10K50, EPF10K70 & EPF10K100 Devices Note (10) | | | | | | | | | | |
|--|--|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | |
| CINCLK | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 15 | pF | | | | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | |

Figure 22 shows the typical output drive characteristics of EPF10K10A, EPF10K30A, EPF10K100A, and EPF10K250A devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compliant with the 3.3-V *PCI Local Bus Specification, Revision* 2.2 (with 3.3-V V_{CCIO}). Moreover, device analysis shows that the EPF10K10A, EPF10K30A, and EPF10K10A devices can drive a 5.0-V PCI bus with eight or fewer loads.

Figure 22. Output Drive Characteristics for EPF10K10A, EPF10K30A & EPF10K100A Devices



Figure 23 shows the typical output drive characteristics of the EPF10K250A device with 3.3-V and 2.5-V $V_{\rm CCIO}.$

| Table 41. EPF10K10 & EPF10K20 Device EAB Internal Microparameters Note (1) | | | | | | | | |
|--|---------|---------|---------|----------|------|--|--|--|
| Symbol | -3 Spee | d Grade | -4 Spee | ed Grade | Unit | | | |
| | Min | Max | Min | Мах | | | | |
| t _{EABDATA1} | | 1.5 | | 1.9 | ns | | | |
| t _{EABDATA2} | | 4.8 | | 6.0 | ns | | | |
| t _{EABWE1} | | 1.0 | | 1.2 | ns | | | |
| t _{EABWE2} | | 5.0 | | 6.2 | ns | | | |
| t _{EABCLK} | | 1.0 | | 2.2 | ns | | | |
| t _{EABCO} | | 0.5 | | 0.6 | ns | | | |
| t _{EABBYPASS} | | 1.5 | | 1.9 | ns | | | |
| t _{EABSU} | 1.5 | | 1.8 | | ns | | | |
| t _{EABH} | 2.0 | | 2.5 | | ns | | | |
| t _{AA} | | 8.7 | | 10.7 | ns | | | |
| t _{WP} | 5.8 | | 7.2 | | ns | | | |
| t _{WDSU} | 1.6 | | 2.0 | | ns | | | |
| t _{WDH} | 0.3 | | 0.4 | | ns | | | |
| t _{WASU} | 0.5 | | 0.6 | | ns | | | |
| t _{WAH} | 1.0 | | 1.2 | | ns | | | |
| t _{WO} | | 5.0 | | 6.2 | ns | | | |
| t _{DD} | | 5.0 | | 6.2 | ns | | | |
| t _{EABOUT} | | 0.5 | | 0.6 | ns | | | |
| t _{EABCH} | 4.0 | | 4.0 | | ns | | | |
| t _{EABCL} | 5.8 | | 7.2 | | ns | | | |

| Table 42. EPF10K10 & EPF10K20 Device EAB Internal Timing Macroparameters Note (1) | | | | | | | | |
|---|---------|----------|---------|----------------|----|--|--|--|
| Symbol | -3 Spee | ed Grade | -4 Spee | -4 Speed Grade | | | | |
| | Min | Max | Min | Max | | | | |
| t _{EABAA} | | 13.7 | | 17.0 | ns | | | |
| t _{EABRCCOMB} | 13.7 | | 17.0 | | ns | | | |
| t _{EABRCREG} | 9.7 | | 11.9 | | ns | | | |
| t _{EABWP} | 5.8 | | 7.2 | | ns | | | |
| t _{EABWCCOMB} | 7.3 | | 9.0 | | ns | | | |
| t _{EABWCREG} | 13.0 | | 16.0 | | ns | | | |
| t _{EABDD} | | 10.0 | | 12.5 | ns | | | |
| t _{EABDATACO} | | 2.0 | | 3.4 | ns | | | |
| t _{EABDATASU} | 5.3 | | 5.6 | | ns | | | |
| t _{EABDATAH} | 0.0 | | 0.0 | | ns | | | |
| t _{EABWESU} | 5.5 | | 5.8 | | ns | | | |
| t _{EABWEH} | 0.0 | | 0.0 | | ns | | | |
| t _{EABWDSU} | 5.5 | | 5.8 | | ns | | | |
| t _{EABWDH} | 0.0 | | 0.0 | | ns | | | |
| t _{EABWASU} | 2.1 | | 2.7 | | ns | | | |
| t _{EABWAH} | 0.0 | | 0.0 | | ns | | | |
| t _{EABWO} | | 9.5 | | 11.8 | ns | | | |

| Table 74. EPF | Table 74. EPF10K50V Device EAB Internal Timing Macroparameters Note (1) | | | | | | | | | | |
|------------------------|---|----------------|------|---------|---------|---------|---------|---------|------|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | d Grade | -3 Spee | d Grade | -4 Spee | d Grade | Unit | | |
| | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| t _{EABAA} | | 9.5 | | 13.6 | | 16.5 | | 20.8 | ns | | |
| t _{EABRCCOMB} | 9.5 | | 13.6 | | 16.5 | | 20.8 | | ns | | |
| t _{EABRCREG} | 6.1 | | 8.8 | | 10.8 | | 13.4 | | ns | | |
| t _{EABWP} | 6.0 | | 4.9 | | 6.0 | | 7.4 | | ns | | |
| t _{EABWCCOMB} | 6.2 | | 6.1 | | 7.5 | | 9.2 | | ns | | |
| t _{EABWCREG} | 12.0 | | 11.6 | | 14.2 | | 17.4 | | ns | | |
| t _{EABDD} | | 6.8 | | 9.7 | | 11.8 | | 14.9 | ns | | |
| t _{EABDATACO} | | 1.0 | | 1.4 | | 1.8 | | 2.2 | ns | | |
| t _{EABDATASU} | 5.3 | | 4.6 | | 5.6 | | 6.9 | | ns | | |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWESU} | 4.4 | | 4.8 | | 5.8 | | 7.2 | | ns | | |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWDSU} | 1.8 | | 1.1 | | 1.4 | | 2.1 | | ns | | |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWASU} | 4.5 | | 4.6 | | 5.6 | | 7.4 | | ns | | |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWO} | | 5.1 | | 9.4 | | 11.4 | | 14.0 | ns | | |

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 78 through 84 show EPF10K130V device internal and external timing parameters.

| Table 78. EPF10K130V Device LE Timing Microparameters Note (1) | | | | | | | | |
|--|---------|----------------|-----|----------------|-----|----------------|----|--|
| Symbol | -2 Spee | -2 Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | |
| | Min | Max | Min | Max | Min | Max | - | |
| t _{LUT} | | 1.3 | | 1.8 | | 2.3 | ns | |
| t _{CLUT} | | 0.5 | | 0.7 | | 0.9 | ns | |
| t _{RLUT} | | 1.2 | | 1.7 | | 2.2 | ns | |
| t _{PACKED} | | 0.5 | | 0.6 | | 0.7 | ns | |
| t _{EN} | | 0.6 | | 0.8 | | 1.0 | ns | |
| t _{CICO} | | 0.2 | | 0.3 | | 0.4 | ns | |
| t _{CGEN} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{CGENR} | | 0.7 | | 1.0 | | 1.3 | ns | |
| t _{CASC} | | 0.9 | | 1.2 | | 1.5 | ns | |
| t _C | | 1.9 | | 2.4 | | 3.0 | ns | |
| t _{CO} | | 0.6 | | 0.9 | | 1.1 | ns | |
| t _{COMB} | | 0.5 | | 0.7 | | 0.9 | ns | |
| t _{SU} | 0.2 | | 0.2 | | 0.3 | | ns | |
| t _H | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{PRE} | | 2.4 | | 3.1 | | 3.9 | ns | |
| t _{CLR} | | 2.4 | | 3.1 | | 3.9 | ns | |
| t _{CH} | 4.0 | | 4.0 | | 4.0 | | ns | |
| t _{CL} | 4.0 | | 4.0 | | 4.0 | | ns | |

| Table 81. EPF10K130V Device EAB Internal Timing Macroparameters Note (1) | | | | | | | | | |
|--|---------|----------|---------|-------------------------------|------|------|----|--|--|
| Symbol | -2 Spee | ed Grade | -3 Spee | -3 Speed Grade -4 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{EABAA} | | 11.2 | | 14.2 | | 14.2 | ns | | |
| t _{EABRCCOMB} | 11.1 | | 14.2 | | 14.2 | | ns | | |
| t _{EABRCREG} | 8.5 | | 10.8 | | 10.8 | | ns | | |
| t _{EABWP} | 3.7 | | 4.7 | | 4.7 | | ns | | |
| t _{EABWCCOMB} | 7.6 | | 9.7 | | 9.7 | | ns | | |
| t _{EABWCREG} | 14.0 | | 17.8 | | 17.8 | | ns | | |
| t _{EABDD} | | 11.1 | | 14.2 | | 14.2 | ns | | |
| t _{EABDATACO} | | 3.6 | | 4.6 | | 4.6 | ns | | |
| t _{EABDATASU} | 4.4 | | 5.6 | | 5.6 | | ns | | |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWESU} | 4.4 | | 5.6 | | 5.6 | | ns | | |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWDSU} | 4.6 | | 5.9 | | 5.9 | | ns | | |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWASU} | 3.9 | | 5.0 | | 5.0 | | ns | | |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{EABWO} | | 11.1 | | 14.2 | | 14.2 | ns | | |

| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit |
|------------------------|---------|---------|---------|----------------|-----|---------|------|
| | Min | Max | Min | Max | Min | Max | - |
| t _{EABDATA1} | | 3.3 | | 3.9 | | 5.2 | ns |
| t _{EABDATA2} | | 1.0 | | 1.3 | | 1.7 | ns |
| t _{EABWE1} | | 2.6 | | 3.1 | | 4.1 | ns |
| t _{EABWE2} | | 2.7 | | 3.2 | | 4.3 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 1.2 | | 1.4 | | 1.8 | ns |
| t _{EABBYPASS} | | 0.1 | | 0.2 | | 0.2 | ns |
| t _{EABSU} | 1.4 | | 1.7 | | 2.2 | | ns |
| t _{EABH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{AA} | | 4.5 | | 5.4 | | 7.3 | ns |
| t _{WP} | 2.0 | | 2.4 | | 3.2 | | ns |
| t _{WDSU} | 0.7 | | 0.8 | | 1.1 | | ns |
| t _{WDH} | 0.5 | | 0.6 | | 0.7 | | ns |
| t _{WASU} | 0.6 | | 0.7 | | 0.9 | | ns |
| t _{WAH} | 0.9 | | 1.1 | | 1.5 | | ns |
| t _{WO} | | 3.3 | | 3.9 | | 5.2 | ns |
| t _{DD} | | 3.3 | | 3.9 | | 5.2 | ns |
| t _{EABOUT} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{EABCH} | 3.0 | | 3.5 | | 4.0 | | ns |
| t _{EABCL} | 3.03 | | 3.5 | | 4.0 | | ns |

| Table 88. EPF10 | Table 88. EPF10K10A Device EAB Internal Timing Macroparameters Note (1) | | | | | | | | | |
|------------------------|---|----------------|------|----------------|------|----------------|----|--|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{EABAA} | | 8.1 | | 9.8 | | 13.1 | ns | | | |
| t _{EABRCCOMB} | 8.1 | | 9.8 | | 13.1 | | ns | | | |
| t _{EABRCREG} | 5.8 | | 6.9 | | 9.3 | | ns | | | |
| t _{EABWP} | 2.0 | | 2.4 | | 3.2 | | ns | | | |
| t _{EABWCCOMB} | 3.5 | | 4.2 | | 5.6 | | ns | | | |
| t _{EABWCREG} | 9.4 | | 11.2 | | 14.8 | | ns | | | |
| t _{EABDD} | | 6.9 | | 8.3 | | 11.0 | ns | | | |
| t _{EABDATACO} | | 1.3 | | 1.5 | | 2.0 | ns | | | |
| t _{EABDATASU} | 2.4 | | 3.0 | | 3.9 | | ns | | | |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{EABWESU} | 4.1 | | 4.9 | | 6.5 | | ns | | | |
| t _{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{EABWDSU} | 1.4 | | 1.6 | | 2.2 | | ns | | | |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{EABWASU} | 2.5 | | 3.0 | | 4.1 | | ns | | | |
| t _{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns | | | |
| t _{EABWO} | | 6.2 | | 7.5 | | 9.9 | ns | | | |

| FLEX 10K Embedded Programmable | Logic Device Family | / Data Sheet |
|--------------------------------|---------------------|--------------|
|--------------------------------|---------------------|--------------|

| Table 93. EPF10K30A Device IOE Timing Microparameters Note (1) (Part 2 of 2) | | | | | | | | | |
|--|----------------|-----|----------------|-----|----------------|------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Мах | | | |
| t _{IOH} | 0.9 | | 1.1 | | 1.4 | | ns | | |
| t _{IOCLR} | | 0.7 | | 0.8 | | 1.0 | ns | | |
| t _{OD1} | | 1.9 | | 2.2 | | 2.9 | ns | | |
| t _{OD2} | | 4.8 | | 5.6 | | 7.3 | ns | | |
| t _{OD3} | | 7.0 | | 8.2 | | 10.8 | ns | | |
| t _{XZ} | | 2.2 | | 2.6 | | 3.4 | ns | | |
| t _{ZX1} | | 2.2 | | 2.6 | | 3.4 | ns | | |
| t _{ZX2} | | 5.1 | | 6.0 | | 7.8 | ns | | |
| t _{ZX3} | | 7.3 | | 8.6 | | 11.3 | ns | | |
| t _{INREG} | | 4.4 | | 5.2 | | 6.8 | ns | | |
| t _{IOFD} | | 3.8 | | 4.5 | | 5.9 | ns | | |
| t _{INCOMB} | | 3.8 | | 4.5 | | 5.9 | ns | | |

| Table 100. EPF10K100A Device IOE Timing Microparameters Note (1) | | | | | | | | | |
|--|----------------|-----|---------|----------|---------|------|----|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | ed Grade | -3 Spee | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{IOD} | | 2.5 | | 2.9 | | 3.4 | ns | | |
| t _{IOC} | | 0.3 | | 0.3 | | 0.4 | ns | | |
| t _{IOCO} | | 0.2 | | 0.2 | | 0.3 | ns | | |
| t _{IOCOMB} | | 0.5 | | 0.6 | | 0.7 | ns | | |
| t _{IOSU} | 1.3 | | 1.7 | | 1.8 | | ns | | |
| t _{IOH} | 0.2 | | 0.2 | | 0.3 | | ns | | |
| t _{IOCLR} | | 1.0 | | 1.2 | | 1.4 | ns | | |
| t _{OD1} | | 2.2 | | 2.6 | | 3.0 | ns | | |
| t _{OD2} | | 4.5 | | 5.3 | | 6.1 | ns | | |
| t _{OD3} | | 6.8 | | 7.9 | | 9.3 | ns | | |
| t _{XZ} | | 2.7 | | 3.1 | | 3.7 | ns | | |
| t _{ZX1} | | 2.7 | | 3.1 | | 3.7 | ns | | |
| t _{ZX2} | | 5.0 | | 5.8 | | 6.8 | ns | | |
| t _{ZX3} | | 7.3 | | 8.4 | | 10.0 | ns | | |
| t _{INREG} | | 5.3 | | 6.1 | | 7.2 | ns | | |
| t _{IOFD} | | 4.7 | | 5.5 | | 6.4 | ns | | |
| t _{INCOMB} | | 4.7 | | 5.5 | | 6.4 | ns | | |

| Table 103. EPF10K100A Device Interconnect Timing Microparameters Note (1) | | | | | | | | | |
|---|----------------|-----|---------|---------|---------|------|----|--|--|
| Symbol | -1 Speed Grade | | -2 Spee | d Grade | -3 Spee | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{DIN2IOE} | | 4.8 | | 5.4 | | 6.0 | ns | | |
| t _{DIN2LE} | | 2.0 | | 2.4 | | 2.7 | ns | | |
| t _{DIN2DATA} | | 2.4 | | 2.7 | | 2.9 | ns | | |
| t _{DCLK2IOE} | | 2.6 | | 3.0 | | 3.5 | ns | | |
| t _{DCLK2LE} | | 2.0 | | 2.4 | | 2.7 | ns | | |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.1 | ns | | |
| t _{SAMEROW} | | 1.5 | | 1.7 | | 1.9 | ns | | |
| t _{SAMECOLUMN} | | 5.5 | | 6.5 | | 7.4 | ns | | |
| t _{DIFFROW} | | 7.0 | | 8.2 | | 9.3 | ns | | |
| t _{TWOROWS} | | 8.5 | | 9.9 | | 11.2 | ns | | |
| t _{LEPERIPH} | | 3.9 | | 4.2 | | 4.5 | ns | | |
| t _{LABCARRY} | | 0.2 | | 0.2 | | 0.3 | ns | | |
| t _{LABCASC} | | 0.4 | | 0.5 | | 0.6 | ns | | |

Table 104. EPF10K100A Device External Timing Parameters Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 12.5 | | 14.5 | | 17.0 | ns |
| t _{INSU} (2), (3) | 3.7 | | 4.5 | | 5.1 | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} <i>(</i> 3 <i>)</i> | 2.0 | 5.3 | 2.0 | 6.1 | 2.0 | 7.2 | ns |

| Table 105. EPF10K100A Device External Bidirectional Timing Parameters | Note |
|---|------|
|---|------|

7.4

| Table 105. EPF10K100A Device External Bidirectional Timing Parameters Note (1) | | | | | | | | |
|--|---------|---------------------------|-----|-----|------------------------|------|----|--|
| Symbol | -1 Spee | -1 Speed Grade -2 Speed (| | | d Grade -3 Speed Grade | | | |
| | Min | Max | Min | Max | Min | Max | 1 | |
| t _{INSUBIDIR} | 4.9 | | 5.8 | | 6.8 | | ns | |
| t _{INHBIDIR} | 0.0 | | 0.0 | | 0.0 | | ns | |
| toutcobidir | 2.0 | 5.3 | 2.0 | 6.1 | 2.0 | 7.2 | ns | |
| t _{XZBIDIR} | | 7.4 | | 8.6 | | 10.1 | ns | |

8.6

t_{ZXBIDIR}

ns

10.1

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 106 through 112 show EPF10K250A device internal and external timing parameters.

| Table 106. EPF10K250A Device LE Timing Microparameters Note (1) | | | | | | | | | |
|---|--------|----------------|-----|----------|--------|------|----|--|--|
| Symbol | -1 Spe | -1 Speed Grade | | ed Grade | -3 Spe | Unit | | | |
| | Min | Max | Min | Max | Min | Max | - | | |
| t _{LUT} | | 0.9 | | 1.0 | | 1.4 | ns | | |
| t _{CLUT} | | 1.2 | | 1.3 | | 1.6 | ns | | |
| t _{RLUT} | | 2.0 | | 2.3 | | 2.7 | ns | | |
| t _{PACKED} | | 0.4 | | 0.4 | | 0.5 | ns | | |
| t _{EN} | | 1.4 | | 1.6 | | 1.9 | ns | | |
| t _{CICO} | | 0.2 | | 0.3 | | 0.3 | ns | | |
| t _{CGEN} | | 0.4 | | 0.6 | | 0.6 | ns | | |
| t _{CGENR} | | 0.8 | | 1.0 | | 1.1 | ns | | |
| t _{CASC} | | 0.7 | | 0.8 | | 1.0 | ns | | |
| t _C | | 1.2 | | 1.3 | | 1.6 | ns | | |
| t _{CO} | | 0.6 | | 0.7 | | 0.9 | ns | | |
| t _{COMB} | | 0.5 | | 0.6 | | 0.7 | ns | | |
| t _{SU} | 1.2 | | 1.4 | | 1.7 | | ns | | |
| t _H | 1.2 | | 1.3 | | 1.6 | | ns | | |
| t _{PRE} | | 0.7 | | 0.8 | | 0.9 | ns | | |
| t _{CLR} | | 0.7 | | 0.8 | | 0.9 | ns | | |
| t _{CH} | 2.5 | | 3.0 | | 3.5 | | ns | | |
| t _{CL} | 2.5 | | 3.0 | | 3.5 | | ns | | |