# E·XFL

## Intel - EPF10K50RC240-3N Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Detans	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	189
Number of Gates	116000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50rc240-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state buses
  - Up to six global clock signals and four global clear signals
- Powerful I/O pins
  - Individual tri-state output enable control for each pin
  - Open-drain option on each I/O pin
  - Programmable output slew-rate control to reduce switching noise
  - FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
  - Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
  - Pin-compatibility with other FLEX 10K devices in the same package
  - FineLine BGA<sup>™</sup> packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect; one drives the local interconnect and the other drives either the row or column FastTrack Interconnect. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

#### Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10K architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from oddnumbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50 device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB.

#### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect at the same time.

The LUT and the register in the LE can be used independently; this feature is known as register packing. To support register packing, the LE has two outputs; one drives the local interconnect and the other drives the FastTrack Interconnect. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a three-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect while the LUT drives the local interconnect, or vice versa.

#### Arithmetic Mode

The arithmetic mode offers 2 three-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a three-input function, and the other generates a carry output. As shown in Figure 9 on page 19, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.

#### FastTrack Interconnect

In the FLEX 10K architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the device. The column interconnect routes signals between rows and can drive I/O pins.

A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in an LAB drive the row interconnect.

Each column of LABs is served by a dedicated column interconnect. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must be routed to the row interconnect before it can enter an LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, an LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This routing flexibility enables routing resources to be used more efficiently. See Figure 11.





To use both the ClockLock and ClockBoost circuits in the same design, designers must use Revision C EPF10K100GC503-3DX devices and MAX+PLUS II software versions 7.2 or higher. The die revision is indicated by the third digit of the nine-digit code on the top side of the device.

# Output Configuration

This section discusses the peripheral component interconnect (PCI) pull-up clamping diode option, slew-rate control, open-drain output option, MultiVolt I/O interface, and power sequencing for FLEX 10K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera logic options. The MultiVolt I/O interface is controlled by connecting V<sub>CCIO</sub> to a different voltage than V<sub>CCINT</sub>. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

#### **PCI Clamping Diodes**

The EPF10K10A and EPF10K30A devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the transient overshoot caused by reflected waves to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis via a logic option in the Altera software. When  $V_{CCIO}$  is 3.3 V, a pin that has the clamping diode turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{CCIO}$  is 2.5 V, a pin that has the clamping diode turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. However, a clamping diode can be turned on for a subset of pins, which allows devices to bridge between a 3.3-V PCI bus and a 5.0-V device.

### **Slew-Rate Control**

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of approximately 2.9 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

## **Open-Drain Output Option**

FLEX 10K devices provide an optional open-drain (electrically equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane. Additionally, the Altera software can convert tri-state buffers with grounded data inputs to opendrain pins automatically.

Open-drain output pins on FLEX 10K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 10K devices with  $V_{CCIO} = 3.3$  V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

## MultiVolt I/O Interface

The FLEX 10K device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10K devices to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT) and another set for I/O output drivers (VCCIO).

Table 12 describes the FLEX 10K device supply voltages and MultiVolt I/O support levels.

Devices	Supply Vo	oltage (V)	MultiVolt I/O Sup	port Levels (V)
	V <sub>CCINT</sub>	V <sub>CCIO</sub>	Input	Output
FLEX 10K (1)	5.0	5.0	3.3 or 5.0	5.0
	5.0	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K50V (1)	3.3	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K130V	3.3	3.3	3.3 or 5.0	3.3 or 5.0
FLEX 10KA (1)	3.3	3.3	2.5, 3.3, or 5.0	3.3 or 5.0
	3.3	2.5	2.5, 3.3, or 5.0	2.5

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V<sub>CCIO</sub> pins.

## Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam<sup>™</sup> programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Figure 18 shows the timing requirements for the JTAG signals.

Figure 18. JTAG Waveforms



Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 1	6. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock to output		25	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock to output		35	ns
t <sub>JSZX</sub>	Update register high-impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns

Figure 22 shows the typical output drive characteristics of EPF10K10A, EPF10K30A, EPF10K100A, and EPF10K250A devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compliant with the 3.3-V *PCI Local Bus Specification, Revision* 2.2 (with 3.3-V V<sub>CCIO</sub>). Moreover, device analysis shows that the EPF10K10A, EPF10K30A, and EPF10K10A devices can drive a 5.0-V PCI bus with eight or fewer loads.

Figure 22. Output Drive Characteristics for EPF10K10A, EPF10K30A & EPF10K100A Devices



Figure 23 shows the typical output drive characteristics of the EPF10K250A device with 3.3-V and 2.5-V  $V_{\rm CCIO}.$ 

#### FLEX 10K Embedded Programmable Logic Device Family Data Sheet

#### Notes to tables:

(1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.

(2)	Operating conditions: V <sub>CC</sub>	$_{\text{TO}}$ = 5.0 V ± 5% for commercial use in FLEX 10K devices.
	V <sub>CC</sub>	$_{TO} = 5.0 \text{ V} \pm 10\%$ for industrial use in FLEX 10K devices.
	V <sub>CC</sub>	$_{TO}$ = 3.3 V ± 10% for commercial or industrial use in FLEX 10KA devices.
(3)	Operating conditions: V <sub>CC</sub>	$_{TO}$ = 3.3 V ± 10% for commercial or industrial use in FLEX 10K devices.
	V <sub>CC</sub>	$_{\text{TO}}$ = 2.5 V ± 0.2 V for commercial or industrial use in FLEX 10KA devices.
(4)	Operating conditions: V <sub>CC</sub>	$_{\rm TO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
(5)	Because the RAM in the EA	B is self-timed, this parameter can be ignored when the WE signal is registered.
(6)	EAB macroparameters are i	nternal parameters that can simplify predicting the behavior of an EAB at its boundary;
	these parameters are calcul	ated by summing selected microparameters.
(7)	These parameters are wors	t-case values for typical applications. Post-compilation timing simulation and timing
	analysis are required to det	ermine actual worst-case performance.
(8)	External reference timing p	arameters are factory-tested, worst-case values specified by Altera. A representative

- subset of signal paths is tested to approximate typical device applications.
- (9) Contact Altera Applications for test circuit specifications and test conditions.
- (10) These timing parameters are sample-tested only.

Figures 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 34.

#### Figure 29. EAB Asynchronous Timing Waveforms



Table 45. EPF10K10 & EPF10	0K20 Device Extern	al Timing Para	meters Note	e (1)	
Symbol	-3 Spee	Speed Grade -4 Speed Grade		Unit	
	Min	Max	Min	Max	
t <sub>DRR</sub>		16.1		20.0	ns
t <sub>INSU</sub> (2), (3)	5.5		6.0		ns
t <sub>INH</sub> (3)	0.0		0.0		ns
t <sub>оитсо</sub> (3)	2.0	6.7	2.0	8.4	ns

Table 46. EPF10K10 Device External Bidirectional Timing Parameters   Note (1)									
Symbol	-3 Spee	ed Grade	-4 Spee	d Grade	Unit				
	Min	Max	Min	Мах					
t <sub>INSUBIDIR</sub>	4.5		5.6		ns				
t <sub>INHBIDIR</sub>	0.0		0.0		ns				
toutcobidir	2.0	6.7	2.0	8.4	ns				
t <sub>xzbidir</sub>		10.5		13.4	ns				
t <sub>zxbidir</sub>		10.5		13.4	ns				

Symbol	-3 Spee	ed Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	4.6		5.7		ns
t <sub>INHBIDIR</sub>	0.0		0.0		ns
toutcobidir	2.0	6.7	2.0	8.4	ns
t <sub>XZBIDIR</sub>		10.5		13.4	ns
		10.5		13.4	ns

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
Using an LE to register the signal may provide a lower setup time.
This parameter is specified by characterization.

Symbol	-3 Spee	d Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t <sub>EABAA</sub>		13.7		17.0	ns
t <sub>EABRCCOMB</sub>	13.7		17.0		ns
t <sub>EABRCREG</sub>	9.7		11.9		ns
t <sub>EABWP</sub>	5.8		7.2		ns
t <sub>EABWCCOMB</sub>	7.3		9.0		ns
t <sub>EABWCREG</sub>	13.0		16.0		ns
t <sub>EABDD</sub>		10.0		12.5	ns
t <sub>EABDATACO</sub>		2.0		3.4	ns
t <sub>EABDATASU</sub>	5.3		5.6		ns
t <sub>EABDATAH</sub>	0.0		0.0		ns
t <sub>EABWESU</sub>	5.5		5.8		ns
t <sub>EABWEH</sub>	0.0		0.0		ns
t <sub>EABWDSU</sub>	5.5		5.8		ns
t <sub>EABWDH</sub>	0.0		0.0		ns
t <sub>EABWASU</sub>	2.1		2.7		ns
t <sub>EABWAH</sub>	0.0		0.0		ns
t <sub>EABWO</sub>		9.5		11.8	ns

Symbol	-2 Speed	-2 Speed Grade		d Grade	-4 Spee	Unit	
	Min	Max	Min	Max	Min	Max	-
t <sub>EABAA</sub>		12.1		13.7		17.0	ns
t <sub>EABRCCOMB</sub>	12.1		13.7		17.0		ns
t <sub>EABRCREG</sub>	8.6		9.7		11.9		ns
t <sub>EABWP</sub>	5.2		5.8		7.2		ns
t <sub>EABWCCOMB</sub>	6.5		7.3		9.0		ns
t <sub>EABWCREG</sub>	11.6		13.0		16.0		ns
t <sub>EABDD</sub>		8.8		10.0		12.5	ns
t <sub>EABDATACO</sub>		1.7		2.0		3.4	ns
t <sub>EABDATASU</sub>	4.7		5.3		5.6		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	4.9		5.5		5.8		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	1.8		2.1		2.7		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	4.1		4.7		5.8		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWO</sub>		8.4		9.5		11.8	ns

Table 68. EPF10K100 Device Interconn	-		1	Note (1)			
Symbol	-3DX Spe	eed Grade	-3 Spee	ed Grade	-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		10.3		10.3		12.2	ns
t <sub>DIN2LE</sub>		4.8		4.8		6.0	ns
t <sub>DIN2DATA</sub>		7.3		7.3		11.0	ns
t <sub>DCLK2IOE</sub> without ClockLock or ClockBoost circuitry		6.2		6.2		7.7	ns
<i>t<sub>DCLK2IOE</sub></i> with ClockLock or ClockBoost circuitry		2.3		-		-	ns
<i>t<sub>DCLK2LE</sub></i> without ClockLock or ClockBoost circuitry		4.8		4.8		6.0	ns
<i>t<sub>DCLK2LE</sub></i> with ClockLock or ClockBoost circuitry		2.3		-		-	ns
t <sub>SAMELAB</sub>		0.4		0.4		0.5	ns
t <sub>SAMEROW</sub>		4.9		4.9		5.5	ns
t <sub>SAMECOLUMN</sub>		5.1		5.1		5.4	ns
t <sub>DIFFROW</sub>		10.0		10.0		10.9	ns
t <sub>TWOROWS</sub>		14.9		14.9		16.4	ns
t <sub>LEPERIPH</sub>		6.9		6.9		8.1	ns
t <sub>LABCARRY</sub>		0.9		0.9		1.1	ns
t <sub>LABCASC</sub>		3.0		3.0		3.2	ns

#### Altera Corporation

Table 73. EPH	-10K50V De	evice EAB I	nternal M	icroparam	eters /	lote (1)				
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	Мах		
t <sub>EABDATA1</sub>		1.7		2.8		3.4		4.6	ns	
t <sub>EABDATA2</sub>		4.9		3.9		4.8		5.9	ns	
t <sub>EABWE1</sub>		0.0		2.5		3.0		3.7	ns	
t <sub>EABWE2</sub>		4.0		4.1		5.0		6.2	ns	
t <sub>EABCLK</sub>		0.4		0.8		1.0		1.2	ns	
t <sub>EABCO</sub>		0.1		0.2		0.3		0.4	ns	
t <sub>EABBYPASS</sub>		0.9		1.1		1.3		1.6	ns	
t <sub>EABSU</sub>	0.8		1.5		1.8		2.2		ns	
t <sub>EABH</sub>	0.8		1.6		2.0		2.5		ns	
t <sub>AA</sub>		5.5		8.2		10.0		12.4	ns	
t <sub>WP</sub>	6.0		4.9		6.0		7.4		ns	
t <sub>WDSU</sub>	0.1		0.8		1.0		1.2		ns	
t <sub>WDH</sub>	0.1		0.2		0.3		0.4		ns	
t <sub>WASU</sub>	0.1		0.4		0.5		0.6		ns	
t <sub>WAH</sub>	0.1		0.8		1.0		1.2		ns	
t <sub>WO</sub>		2.8		4.3		5.3		6.5	ns	
t <sub>DD</sub>		2.8		4.3		5.3		6.5	ns	
t <sub>EABOUT</sub>		0.5		0.4		0.5		0.6	ns	
t <sub>EABCH</sub>	2.0		4.0		4.0		4.0		ns	
t <sub>EABCL</sub>	6.0		4.9		6.0		7.4		ns	

#### FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Symbol	-1 Spee	-1 Speed Grade		d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>IOH</sub>	0.8		1.0		1.3		ns
t <sub>IOCLR</sub>		1.2		1.4		1.9	ns
t <sub>OD1</sub>		1.2		1.4		1.9	ns
t <sub>OD2</sub>		2.9		3.5		4.7	ns
t <sub>OD3</sub>		6.6		7.8		10.5	ns
t <sub>XZ</sub>		1.2		1.4		1.9	ns
t <sub>ZX1</sub>		1.2		1.4		1.9	ns
t <sub>ZX2</sub>		2.9		3.5		4.7	ns
t <sub>ZX3</sub>		6.6		7.8		10.5	ns
t <sub>INREG</sub>		5.2		6.3		8.4	ns
t <sub>IOFD</sub>		3.1		3.8		5.0	ns
t <sub>INCOMB</sub>		3.1		3.8		5.0	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>EABAA</sub>		9.7		11.6		16.2	ns
t <sub>EABRCCOMB</sub>	9.7		11.6		16.2		ns
t <sub>EABRCREG</sub>	5.9		7.1		9.7		ns
t <sub>EABWP</sub>	3.8		4.5		5.9		ns
t <sub>EABWCCOMB</sub>	4.0		4.7		6.3		ns
t <sub>EABWCREG</sub>	9.8		11.6		16.6		ns
t <sub>EABDD</sub>		9.2		11.0		16.1	ns
t <sub>EABDATACO</sub>		1.7		2.1		3.4	ns
t <sub>EABDATASU</sub>	2.3		2.7		3.5		ns
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWESU</sub>	3.3		3.9		4.9		ns
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns
t <sub>EABWDSU</sub>	3.2		3.8		5.0		ns
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns
t <sub>EABWASU</sub>	3.7		4.4		5.1		ns
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns
t <sub>EABWO</sub>		6.1		7.3		11.3	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>IOD</sub>		2.5		2.9		3.4	ns
t <sub>IOC</sub>		0.3		0.3		0.4	ns
t <sub>IOCO</sub>		0.2		0.2		0.3	ns
t <sub>IOCOMB</sub>		0.5		0.6		0.7	ns
t <sub>IOSU</sub>	1.3		1.7		1.8		ns
t <sub>IOH</sub>	0.2		0.2		0.3		ns
t <sub>IOCLR</sub>		1.0		1.2		1.4	ns
t <sub>OD1</sub>		2.2		2.6		3.0	ns
t <sub>OD2</sub>		4.5		5.3		6.1	ns
t <sub>OD3</sub>		6.8		7.9		9.3	ns
t <sub>XZ</sub>		2.7		3.1		3.7	ns
t <sub>ZX1</sub>		2.7		3.1		3.7	ns
t <sub>ZX2</sub>		5.0		5.8		6.8	ns
t <sub>ZX3</sub>		7.3		8.4		10.0	ns
t <sub>INREG</sub>		5.3		6.1		7.2	ns
t <sub>IOFD</sub>		4.7		5.5		6.4	ns
t <sub>INCOMB</sub>		4.7		5.5		6.4	ns



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to

current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



#### Altera Corporation