E·XFL

Intel - EPF10K50VBI356-3 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

D	e	ta	hİ	ls

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	274
Number of Gates	116000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50vbi356-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the output of the LE.

The LE has two outputs that drive the interconnect; one drives the local interconnect and the other drives either the row or column FastTrack Interconnect. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The FLEX 10K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in an LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 10K architecture to implement high-speed counters, adders, and comparators of arbitrary width efficiently. Carry chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from oddnumbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EPF10K50 device, the carry chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB.

Figure 9. FLEX 10K LE Operating Modes







Up/Down Counter Mode



Clearable Counter Mode



Note:

(1) Packed registers cannot be used with the cascade chain.

Altera Corporation

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. The Up/down counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals, without using the LUT resources.

Clearable Counter Mode

The clearable counter mode is similar to the up/down counter mode, but supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is ANDed with a synchronous clear signal.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to V_{CC}, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to V_{CC} , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. For improved routing, the row interconnect is comprised of a combination of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. The EAB can be driven by the half-length channels in the left half of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.

Table 7 summarizes the FastTrack Interconnect resources available in each FLEX 10K device.

Table 7. FLEX 10K FastTrack Interconnect Resources							
Device	Rows	Channels per Row	Columns	Channels per Column			
EPF10K10	3	144	24	24			
EPF10K10A							
EPF10K20	6	144	24	24			
EPF10K30	6	216	36	24			
EPF10K30A							
EPF10K40	8	216	36	24			
EPF10K50	10	216	36	24			
EPF10K50V							
EPF10K70	9	312	52	24			
EPF10K100	12	312	52	24			
EPF10K100A							
EPF10K130V	16	312	52	32			
EPF10K250A	20	456	76	40			

In addition to general-purpose I/O pins, FLEX 10K devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals are available as control signals for all LABs and IOEs in the device.

The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. However, the use of dedicated inputs as data inputs can introduce additional delay into the control signal network. Figure 18 shows the timing requirements for the JTAG signals.

Figure 18. JTAG Waveforms



Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 16. JTAG Timing Parameters & Values						
Symbol	Parameter	Min	Max	Unit		
t _{JCP}	TCK clock period	100		ns		
t _{JCH}	TCK clock high time	50		ns		
t _{JCL}	TCK clock low time	50		ns		
t _{JPSU}	JTAG port setup time	20		ns		
t _{JPH}	JTAG port hold time	45		ns		
t _{JPCO}	JTAG port clock to output		25	ns		
t _{JPZX}	JTAG port high impedance to valid output		25	ns		
t _{JPXZ}	JTAG port valid output to high impedance		25	ns		
t _{JSSU}	Capture register setup time	20		ns		
t _{JSH}	Capture register hold time	45		ns		
t _{JSCO}	Update register clock to output		35	ns		
t _{JSZX}	Update register high-impedance to valid output		35	ns		
t _{JSXZ}	Update register valid output to high impedance		35	ns		

Generic Testing

Each FLEX 10K device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10K devices are made under conditions equivalent to those shown in Figure 19. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 19. FLEX 10K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of VCC multiple outputs should be avoided for 464 Ω accurate measurement. Threshold tests must ≶ (703 Ω) not be performed under AC conditions. [521 Ω] Large-amplitude, fast-ground-current Device To Test transients normally occur as the device Output System outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device 250 Ω ground pin and the test system ground, (8.06 kΩ) ≥ C1 (includes significant reductions in observable noise [481 Ω] JIG capacitance) immunity can result. Numbers without Device input parentheses are for 5.0-V devices or outputs. rise and fall Numbers in parentheses are for 3.3-V devices times < 3 ns Ŧ or outputs. Numbers in brackets are for 2.5-V devices or outputs.

Operating Conditions

Tables 17 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 5.0-V FLEX 10K devices.

Table 17. FLEX 10K 5.0-V Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V		
VI	DC input voltage		-2.0	7.0	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	°C		
T _{AMB}	Ambient temperature	Under bias	-65	135	°C		
ΤJ	Junction temperature	Ceramic packages, under bias		150	°C		
		PQFP, TQFP, RQFP, and BGA		135	°C		
		packages, under bias					

Table 19. FLEX 10K 5.0-V Device DC Operating Conditions Notes (5), (6)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-level input voltage		2.0		V _{CCINT} + 0.5	V		
V _{IL}	Low-level input voltage		-0.5		0.8	V		
V _{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (7)	2.4			V		
	3.3-V high-level TTL output voltage	I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V (7)	2.4			V		
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V _{CCIO} – 0.2			V		
V _{OL}	5.0-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (8)			0.45	V		
	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (8)			0.45	V		
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (8)			0.2	V		
I _I	Input pin leakage current	$V_1 = V_{CC}$ or ground (9)	-10		10	μA		
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = V_{CC}$ or ground (9)	-40		40	μA		
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.5	10	mA		

Table 20. 5.0-V Device Capacitance of EPF10K10, EPF10K20 & EPF10K30 Devices				Note (10)	
Symbol	Parameter	Conditions	Min	Max	Unit

CIN	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz	8	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz	12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz	8	pF

Table 21. 5.0-V Device Capacitance of EPF10K40, EPF10K50, EPF10K70 & EPF10K100 Devices Note (10)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF			
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF			
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF			

Timing simulation and delay prediction are available with the MAX+PLUS II Simulator and Timing Analyzer, or with industrystandard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides pointto-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the FLEX 10K device.





Figure 26. FLEX 10K Device IOE Timing Model

Figure 27. FLEX 10K Device EAB Timing Model



Figures 28 shows the timing model for bidirectional I/O pin timing.

Table 35. EAB Timing Macroparameters Notes (1), (6)					
Symbol	Parameter	Conditions			
t _{EABAA}	EAB address access delay				
t _{EABRCCOMB}	EAB asynchronous read cycle time				
t _{EABRCREG}	EAB synchronous read cycle time				
t _{EABWP}	EAB write pulse width				
t _{EABWCCOMB}	EAB asynchronous write cycle time				
t _{EABWCREG}	EAB synchronous write cycle time				
t _{EABDD}	EAB data-in to data-out valid delay				
t _{EABDATACO}	EAB clock-to-output delay when using output registers				
t _{EABDATASU}	EAB data/address setup time before clock when using input register				
t _{EABDATAH}	EAB data/address hold time after clock when using input register				
t _{EABWESU}	EAB WE setup time before clock when using input register				
t _{EABWEH}	EAB WE hold time after clock when using input register				
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers				
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input				
	registers				
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using				
	input registers				
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input registers				
t _{EABWO}	EAB write enable to data output valid delay				

Table 40. EPF10K10 & EPF10K20 Device IOE Timing Microparameters Note (1)					
Symbol	-3 Speed Grade		-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t _{IOD}		1.3		1.6	ns
t _{IOC}		0.5		0.7	ns
t _{IOCO}		0.2		0.2	ns
t _{IOCOMB}		0.0		0.0	ns
t _{IOSU}	2.8		3.2		ns
t _{IOH}	1.0		1.2		ns
t _{IOCLR}		1.0		1.2	ns
t _{OD1}		2.6		3.5	ns
t _{OD2}		4.9		6.4	ns
t _{OD3}		6.3		8.2	ns
t _{XZ}		4.5		5.4	ns
t _{ZX1}		4.5		5.4	ns
t _{ZX2}		6.8		8.3	ns
t _{ZX3}		8.2		10.1	ns
t _{INREG}		6.0		7.5	ns
t _{IOFD}		3.1		3.5	ns
t _{INCOMB}		3.1		3.5	ns

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)						
Symbol	-3 Speed Grade -4 Speed Grade					
	Min	Max	Min	Max		
t _{DRR}		16.1		20.0	ns	
t _{INSU} (2), (3)	5.5		6.0		ns	
t _{INH} (3)	0.0		0.0		ns	
t оитсо (3)	2.0	6.7	2.0	8.4	ns	

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)										
Symbol	-3 Spee	ed Grade	-4 Spee	-4 Speed Grade						
	Min	Max	Min	Max						
t _{INSUBIDIR}	4.5		5.6		ns					
t _{INHBIDIR}	0.0		0.0		ns					
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns					
t _{XZBIDIR}		10.5		13.4	ns					
tZXBIDIR		10.5		13.4	ns					

Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)										
Symbol	-3 Spee	ed Grade	-4 Spee	Unit						
	Min	Max	Min	Max]					
t _{INSUBIDIR}	4.6		5.7		ns					
tINHBIDIR	0.0		0.0		ns					
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns					
t _{XZBIDIR}		10.5		13.4	ns					
tZXBIDIR		10.5		13.4	ns					

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Table 58. EPF10K70 Device IOE Timing Microparameters Note (1)											
Symbol	-2 Spee	-2 Speed Grade		ed Grade	-4 Spe	ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{IOD}		0.0		0.0		0.0	ns				
t _{IOC}		0.4		0.5		0.7	ns				
t _{IOCO}		0.4		0.4		0.9	ns				
t _{IOCOMB}		0.0		0.0		0.0	ns				
t _{IOSU}	4.5		5.0		6.2		ns				
t _{IOH}	0.4		0.5		0.7		ns				
t _{IOCLR}		0.6		0.7		1.6	ns				
t _{OD1}		3.6		4.0		5.0	ns				
t _{OD2}		5.6		6.3		7.3	ns				
t _{OD3}		6.9		7.7		8.7	ns				
t _{XZ}		5.5		6.2		6.8	ns				
t _{ZX1}		5.5		6.2		6.8	ns				
t _{ZX2}		7.5		8.5		9.1	ns				
t _{ZX3}		8.8		9.9		10.5	ns				
t _{INREG}		8.0		9.0		10.2	ns				
t _{IOFD}		7.2		8.1		10.3	ns				
t _{INCOMB}		7.2		8.1		10.3	ns				

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 85 through 91 show EPF10K10A device internal and external timing parameters.

Table 85. EPF10K10A Device LE Timing Microparameters Note (1)										
Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t _{LUT}		0.9		1.2		1.6	ns			
t _{CLUT}		1.2		1.4		1.9	ns			
t _{RLUT}		1.9		2.3		3.0	ns			
t _{PACKED}		0.6		0.7		0.9	ns			
t _{EN}		0.5		0.6		0.8	ns			
tcico		02		0.3		0.4	ns			
t _{CGEN}		0.7		0.9		1.1	ns			
t _{CGENR}		0.7		0.9		1.1	ns			
t _{CASC}		1.0		1.2		1.7	ns			
t _C		1.2		1.4		1.9	ns			
t _{CO}		0.5		0.6		0.8	ns			
t _{COMB}		0.5		0.6		0.8	ns			
t _{SU}	1.1		1.3		1.7		ns			
t _H	0.6		0.7		0.9		ns			
t _{PRE}		0.5		0.6		0.9	ns			
t _{CLR}		0.5		0.6		0.9	ns			
t _{CH}	3.0		3.5		4.0		ns			
t _{CL}	3.0		3.5		4.0		ns			

 Table 86. EPF10K10A Device IOE Timing Microparameters
 Note (1) (Part 1 of 2)

Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Мах	
		1.3		1.5		2.0	ns
t _{IOC}		0.2		0.3		0.3	ns
t _{IOCO}		0.2		0.3		0.4	ns
t _{IOCOMB}		0.6		0.7		0.9	ns
t _{IOSU}	0.8		1.0		1.3		ns

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 94. EPF10K30A Device EAB Internal Microparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Мах	Min	Max			
t _{EABDATA1}		5.5		6.5		8.5	ns		
t _{EABDATA2}		1.1		1.3		1.8	ns		
t _{EABWE1}		2.4		2.8		3.7	ns		
t _{EABWE2}		2.1		2.5		3.2	ns		
t _{EABCLK}		0.0		0.0		0.2	ns		
t _{EABCO}		1.7		2.0		2.6	ns		
t _{EABBYPASS}		0.0		0.0		0.3	ns		
t _{EABSU}	1.2		1.4		1.9		ns		
t _{EABH}	0.1		0.1		0.3		ns		
t _{AA}		4.2		5.0		6.5	ns		
t _{WP}	3.8		4.5		5.9		ns		
t _{WDSU}	0.1		0.1		0.2		ns		
t _{WDH}	0.1		0.1		0.2		ns		
t _{WASU}	0.1		0.1		0.2		ns		
t _{WAH}	0.1		0.1		0.2		ns		
t _{WO}		3.7		4.4		6.4	ns		
t _{DD}		3.7		4.4		6.4	ns		
t _{EABOUT}		0.0		0.1		0.6	ns		
t _{EABCH}	3.0		3.5		4.0		ns		
t _{EABCL}	3.8		4.5		5.9		ns		

Table 103. EPF10K100A Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.8		5.4		6.0	ns		
t _{DIN2LE}		2.0		2.4		2.7	ns		
t _{DIN2DATA}		2.4		2.7		2.9	ns		
t _{DCLK2IOE}		2.6		3.0		3.5	ns		
t _{DCLK2LE}		2.0		2.4		2.7	ns		
t _{SAMELAB}		0.1		0.1		0.1	ns		
t _{SAMEROW}		1.5		1.7		1.9	ns		
t _{SAMECOLUMN}		5.5		6.5		7.4	ns		
t _{DIFFROW}		7.0		8.2		9.3	ns		
t _{TWOROWS}		8.5		9.9		11.2	ns		
t _{LEPERIPH}		3.9		4.2		4.5	ns		
t _{LABCARRY}		0.2		0.2		0.3	ns		
t _{LABCASC}		0.4		0.5		0.6	ns		

Table 104. EPF10K100A Device External Timing Parameters Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		12.5		14.5		17.0	ns
t _{INSU} (2), (3)	3.7		4.5		5.1		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} <i>(</i> 3 <i>)</i>	2.0	5.3	2.0	6.1	2.0	7.2	ns

Table 105. EPF10K100A Device External Bidirectional Timing Parameters	Note
---	------

7.4

Table 105. EPF10K100A Device External Bidirectional Timing Parameters Note (1)										
Symbol	-1 Spee	ed Grade	-2 Speed Grade -3 Speed Grade			Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR}	4.9		5.8		6.8		ns			
t _{INHBIDIR}	0.0		0.0		0.0		ns			
toutcobidir	2.0	5.3	2.0	6.1	2.0	7.2	ns			
t _{XZBIDIR}		7.4		8.6		10.1	ns			

8.6

t_{ZXBIDIR}

ns

10.1

Table 107. EPF10K250A Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{IOD}		1.2		1.3		1.6	ns		
t _{IOC}		0.4		0.4		0.5	ns		
t _{IOCO}		0.8		0.9		1.1	ns		
t _{IOCOMB}		0.7		0.7		0.8	ns		
t _{IOSU}	2.7		3.1		3.6		ns		
t _{IOH}	0.2		0.3		0.3		ns		
t _{IOCLR}		1.2		1.3		1.6	ns		
t _{OD1}		3.2		3.6		4.2	ns		
t _{OD2}		5.9		6.7		7.8	ns		
t _{OD3}		8.7		9.8		11.5	ns		
t _{XZ}		3.8		4.3		5.0	ns		
t _{ZX1}		3.8		4.3		5.0	ns		
t _{ZX2}		6.5		7.4		8.6	ns		
t _{ZX3}		9.3		10.5		12.3	ns		
t _{INREG}		8.2		9.3		10.9	ns		
t _{IOFD}		9.0		10.2		12.0	ns		
t _{INCOMB}		9.0		10.2		12.0	ns		

Table 110. EPF10K250A Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		7.8		8.5		9.4	ns		
t _{DIN2LE}		2.7		3.1		3.5	ns		
t _{DIN2DATA}		1.6		1.6		1.7	ns		
t _{DCLK2IOE}		3.6		4.0		4.6	ns		
t _{DCLK2LE}		2.7		3.1		3.5	ns		
t _{SAMELAB}		0.2		0.3		0.3	ns		
t _{SAMEROW}		6.7		7.3		8.2	ns		
t _{SAMECOLUMN}		2.5		2.7		3.0	ns		
t _{DIFFROW}		9.2		10.0		11.2	ns		
t _{TWOROWS}		15.9		17.3		19.4	ns		
t _{LEPERIPH}		7.5		8.1		8.9	ns		
t _{LABCARRY}		0.3		0.4		0.5	ns		
t _{LABCASC}		0.4		0.4		0.5	ns		

Table 111. EPF10K250A Device External Reference Timing Parameters Note (1)										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		15.0		17.0		20.0	ns			
t _{INSU} (2), (3)	6.9		8.0		9.4		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{OUTCO} (3)	2.0	8.0	2.0	8.9	2.0	10.4	ns			

TADIE TIZ. EPFTUKZOVA DEVICE EXTERNAT BIOTRECTIONAL TIMING PARAMETERS NOTE (Table 112. EPF10K250A Device External Bidirectio	onal Timing Parameters	Note (1)
--	--	------------------------	----------

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	9.3		10.6		12.7		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
toutcobidir	2.0	8.0	2.0	8.9	2.0	10.4	ns
t _{XZBIDIR}		10.8		12.2		14.2	ns
tZXBIDIR		10.8		12.2		14.2	ns



Figure 32. I_{CCACTIVE} vs. Operating Frequency (Part 3 of 3)

Configuration & Operation

The FLEX 10K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

See Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices) for detailed descriptions of device configuration options, device configuration pins, and for information on configuring FLEX 10K devices, including sample schematics, timing diagrams, and configuration parameters.

Operating Modes

The FLEX 10K architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as VCC rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10K POR time does not exceed 50 µs.

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.