

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	274
Number of Gates	116000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50vbi356-4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible interconnect
 - FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Tri-state emulation that implements internal tri-state buses
 - Up to six global clock signals and four global clear signals
- Powerful I/O pins
 - Individual tri-state output enable control for each pin
 - Open-drain option on each I/O pin
 - Programmable output slew-rate control to reduce switching noise
 - FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
 - Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
 - Pin-compatibility with other FLEX 10K devices in the same package
 - FineLine BGATM packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable gates of logic.

Signal interconnections within FLEX 10K devices and to and from device pins are provided by the FastTrack Interconnect, a series of fast, continuous row and column channels that run the entire length and width of the device.


Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.6 ns and hold times of 0 ns; as outputs, these registers provide clock-to-output times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the FLEX 10K architecture. Each group of LEs is combined into an LAB; LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. See Figure 5.

Figure 5. FLEX 10K LAB



Notes:


- (1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.
- (2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 34 LABs.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.

Figure 6. FLEX 10K Logic Element



LE Operating Modes

The FLEX 10K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions which use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 9 shows the LE operating modes.


During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.


Figure 10. LE Clear & Preset Modes




Asynchronous Load with Clear

labctrl1 (Asynchronous Load) PRN data3 (Data) NOT CLRN labctrl2 (Clear) Chip-Wide Reset

Asynchronous Load without Clear or Preset



Asynchronous Load with Preset



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to V_{CC} to deactivate it.

Figure 18 shows the timing requirements for the JTAG signals.




Table 16 shows the timing parameters and values for FLEX 10K devices.

Table 1	6. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high-impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (5) Typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 5.0$ V.
- (6) These values are specified under the Recommended Operation Condition shown in Table 18 on page 45.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) This value is specified for normal device operation. The value may vary during power-up.
- (10) Capacitance is sample-tested only.

Figure 20 shows the typical output drive characteristics of FLEX 10K devices with 5.0-V and 3.3-V $V_{\rm CCIO}$. The output driver is compliant with the 5.0-V *PCI Local Bus Specification, Revision 2.2* (for 5.0-V $V_{\rm CCIO}$).

Figure 20. Output Drive Characteristics of FLEX 10K Devices




Table 2	77. FLEX 10KA 3.3-V Device Rec	ommended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	٧
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	٧
VI	Input voltage	(5)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	° C
		For industrial use	-40	85	°C
T _J	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 2	9. 3.3-V Device Capacitance of	EPF10K10A & EPF10K30A Devices	Note (12)		
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Table 3	O. 3.3-V Device Capacitance of	EPF10K100A Devices Note (12)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz	•	10	pF

Table 3	1. 3.3-V Device Capacitance of	EPF10K250A Devices Note (12)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC voltage input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) FLEX 10KA device inputs may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C and $V_{CC} = 3.3$ V.
- (7) These values are specified under the Recommended Operating Conditions shown in Table 27 on page 51.
- (8) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (9) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (10) This value is specified for normal device operation. The value may vary during power-up.
- (11) This parameter applies to all -1 speed grade commercial temperature devices and all -2 speed grade industrial-temperature devices.
- (12) Capacitance is sample-tested only.




Figure 23. Output Drive Characteristics for EPF10K250A Device

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay ($t_{SAMEROW}$)
- LE look-up table delay (t_{LIIT})
- LE register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Figures 25 through 27 show the delays that correspond to various paths and functions within the LE, IOE, and EAB timing models.

Figure 25. FLEX 10K Device LE Timing Model




Table 35. EA	B Timing Macroparameters Notes (1), (6)	
Symbol	Parameter	Conditions
t _{EABAA}	EAB address access delay	
t _{EABRCCOMB}	EAB asynchronous read cycle time	
t _{EABRCREG}	EAB synchronous read cycle time	
t _{EABWP}	EAB write pulse width	
t _{EABWCCOMB}	EAB asynchronous write cycle time	
t _{EABWCREG}	EAB synchronous write cycle time	
t_{EABDD}	EAB data-in to data-out valid delay	
t _{EABDATACO}	EAB clock-to-output delay when using output registers	
t _{EABDATASU}	EAB data/address setup time before clock when using input register	
t _{EABDATAH}	EAB data/address hold time after clock when using input register	
t _{EABWESU}	EAB WE setup time before clock when using input register	
t _{EABWEH}	EAB WE hold time after clock when using input register	
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers	
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input registers	
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using input registers	
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input registers	
t _{EABWO}	EAB write enable to data output valid delay	

Symbol	-2 Speed Grade		-3 Spec	-3 Speed Grade		-4 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.3		1.5		1.9	ns
t _{EABDATA2}		4.3		4.8		6.0	ns
t _{EABWE1}		0.9		1.0		1.2	ns
t _{EABWE2}		4.5		5.0		6.2	ns
t _{EABCLK}		0.9		1.0		2.2	ns
t _{EABCO}		0.4		0.5		0.6	ns
t _{EABBYPASS}		1.3		1.5		1.9	ns
t _{EABSU}	1.3		1.5		1.8		ns
t _{EABH}	1.8		2.0		2.5		ns
t_{AA}		7.8		8.7		10.7	ns
t_{WP}	5.2		5.8		7.2		ns
t _{WDSU}	1.4		1.6		2.0		ns
t _{WDH}	0.3		0.3		0.4		ns
t _{WASU}	0.4		0.5		0.6		ns
t _{WAH}	0.9		1.0		1.2		ns
t_{WO}		4.5		5.0		6.2	ns
t_{DD}		4.5		5.0		6.2	ns
t _{EABOUT}		0.4		0.5		0.6	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	5.2		5.8		7.2		ns

Symbol	-3DX Spe	-3DX Speed Grade		-3 Speed Grade		d Grade	Unit	
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		13.7		13.7		17.0	ns	
t _{EABRCCOMB}	13.7		13.7		17.0		ns	
t _{EABRCREG}	9.7		9.7		11.9		ns	
t _{EABWP}	5.8		5.8		7.2		ns	
t _{EABWCCOMB}	7.3		7.3		9.0		ns	
t _{EABWCREG}	13.0		13.0		16.0		ns	
t _{EABDD}		10.0		10.0		12.5	ns	
t _{EABDATA} CO		2.0		2.0		3.4	ns	
t _{EABDATASU}	5.3		5.3		5.6		ns	
t _{EABDATAH}	0.0		0.0		0.0		ns	
t _{EABWESU}	5.5		5.5		5.8		ns	
t _{EABWEH}	0.0		0.0		0.0		ns	
t _{EABWDSU}	5.5		5.5		5.8		ns	
t _{EABWDH}	0.0		0.0		0.0		ns	
t _{EABWASU}	2.1		2.1		2.7		ns	
t _{EABWAH}	0.0		0.0		0.0		ns	
t _{EABWO}		9.5		9.5		11.8	ns	

Symbol	-2 Spee	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.3		1.6		2.0	ns
t _{IOC}		0.4		0.5		0.7	ns
t _{IOCO}		0.3		0.4		0.5	ns
t_{IOCOMB}		0.0		0.0		0.0	ns
t_{IOSU}	2.6		3.3		3.8		ns
t_{IOH}	0.0		0.0		0.0		ns
t _{IOCLR}		1.7		2.2		2.7	ns
t_{OD1}		3.5		4.4		5.0	ns
t_{OD2}		_		-		-	ns
t_{OD3}		8.2		8.1		9.7	ns
t_{XZ}		4.9		6.3		7.4	ns
t_{ZX1}		4.9		6.3		7.4	ns
t_{ZX2}		_		-		-	ns
t_{ZX3}		9.6		10.0		12.1	ns
t _{INREG}		7.9		10.0		12.6	ns
t_{IOFD}		6.2		7.9		9.9	ns
t _{INCOMB}		6.2		7.9		9.9	ns

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.8		2.1		2.4	ns
t _{EABDATA2}		3.2		3.7		4.4	ns
t _{EABWE1}		0.8		0.9		1.1	ns
t _{EABWE2}		2.3		2.7		3.1	ns
t _{EABCLK}		0.8		0.9		1.1	ns
t _{EABCO}		1.0		1.1		1.4	ns
t _{EABBYPASS}		0.3		0.3		0.4	ns
t _{EABSU}	1.3		1.5		1.8		ns
t _{EABH}	0.4		0.5		0.5		ns
t_{AA}		4.1		4.8		5.6	ns
t_{WP}	3.2		3.7		4.4		ns
t _{WDSU}	2.4		2.8		3.3		ns
t _{WDH}	0.2		0.2		0.3		ns
t _{WASU}	0.2		0.2		0.3		ns
t _{WAH}	0.0		0.0		0.0		ns
t_{WO}		3.4		3.9		4.6	ns
t_{DD}		3.4		3.9		4.6	ns
t _{EABOUT}		0.3		0.3		0.4	ns
t _{EABCH}	2.5		3.5		4.0		ns
t _{EABCL}	3.2		3.7		4.4		ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.2		1.3		1.6	ns
t_{IOC}		0.4		0.4		0.5	ns
t _{IOCO}		0.8		0.9		1.1	ns
t_{IOCOMB}		0.7		0.7		0.8	ns
t _{IOSU}	2.7		3.1		3.6		ns
t _{IOH}	0.2		0.3		0.3		ns
t _{IOCLR}		1.2		1.3		1.6	ns
t_{OD1}		3.2		3.6		4.2	ns
t_{OD2}		5.9		6.7		7.8	ns
t_{OD3}		8.7		9.8		11.5	ns
t_{XZ}		3.8		4.3		5.0	ns
t_{ZX1}		3.8		4.3		5.0	ns
t _{ZX2}		6.5		7.4		8.6	ns
t _{ZX3}		9.3		10.5		12.3	ns
t _{INREG}		8.2		9.3		10.9	ns
t _{IOFD}		9.0		10.2		12.0	ns
t _{INCOMB}		9.0		10.2		12.0	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.3		1.5		1.7	ns
t _{EABDATA2}		1.3		1.5		1.7	ns
t _{EABWE1}		0.9		1.1		1.3	ns
t _{EABWE2}		5.0		5.7		6.7	ns
t _{EABCLK}		0.6		0.7		0.8	ns
t _{EABCO}		0.0		0.0		0.0	ns
t _{EABBYPASS}		0.1		0.1		0.2	ns
t _{EABSU}	3.8		4.3		5.0		ns
t _{EABH}	0.7		0.8		0.9		ns
t_{AA}		4.5		5.0		5.9	ns
t_{WP}	5.6		6.4		7.5		ns
t _{WDSU}	1.3		1.4		1.7		ns
t _{WDH}	0.1		0.1		0.2		ns
t _{WASU}	0.1		0.1		0.2		ns
t _{WAH}	0.1		0.1		0.2		ns
t_{WO}		4.1		4.6		5.5	ns
t _{DD}		4.1		4.6		5.5	ns
t _{EABOUT}		0.1		0.1		0.2	ns
t _{EABCH}	2.5		3.0		3.5		ns
t _{EABCL}	5.6		6.4		7.5		ns