E·XFL

Intel - EPF10K50VFC484-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	291
Number of Gates	116000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50vfc484-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. FLEX 10K Device Features						
Feature	EPF10K70	EPF10K100 EPF10K100A	EPF10K130V	EPF10K250A		
Typical gates (logic and RAM) (1)	70,000	100,000	130,000	250,000		
Maximum system gates	118,000	158,000	211,000	310,000		
LEs	3,744	4,992	6,656	12,160		
LABs	468	624	832	1,520		
EABs	9	12	16	20		
Total RAM bits	18,432	24,576	32,768	40,960		
Maximum user I/O pins	358	406	470	470		

Note to tables:

(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum system gates.

...and More Features

- Devices are fabricated on advanced processes and operate with a 3.3-V or 5.0-V supply voltage (see Table 3
- In-circuit reconfigurability (ICR) via external configuration device, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required

Table 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices				
5.0-V Devices	3.3-V Devices			
EPF10K10	EPF10K10A			
EPF10K20	EPF10K30A			
EPF10K30	EPF10K50V			
EPF10K40	EPF10K100A			
EPF10K50	EPF10K130V			
EPF10K70	EPF10K250A			
EPF10K100				

- Flexible interconnect
 - FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Tri-state emulation that implements internal tri-state buses
 - Up to six global clock signals and four global clear signals
- Powerful I/O pins
 - Individual tri-state output enable control for each pin
 - Open-drain option on each I/O pin
 - Programmable output slew-rate control to reduce switching noise
 - FLEX 10KA devices support hot-socketing
- Peripheral register for fast setup and clock-to-output delay
- Flexible package options
 - Available in a variety of packages with 84 to 600 pins (see Tables 4 and 5)
 - Pin-compatibility with other FLEX 10K devices in the same package
 - FineLine BGA[™] packages maximize board space efficiency
- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. See Figure 5.



Notes:

- (1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.
- (2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 34 LABs.

Altera Corporation

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10K architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect. See Figure 6.





During compilation, the Compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

In addition to the six clear and preset modes, FLEX 10K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 10 shows examples of how to enter a section of a design for the desired functionality.

Asynchronous Preset

An asynchronous preset is implemented as either an asynchronous load, or with an asynchronous clear. If DATA3 is tied to V_{CC}, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset and LABCTRL2 controls the clear. DATA3 is tied to V_{CC} , therefore, asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. Table 12 describes the FLEX 10K device supply voltages and MultiVolt I/O support levels.

Table 12. Supply Voltages & MultiVolt I/O Support Levels						
Devices	Supply Voltage (V) MultiVolt I/O Support Levels (V)					
	V _{CCINT}	V _{CCIO}	Input	Output		
FLEX 10K (1)	5.0	5.0	3.3 or 5.0	5.0		
	5.0	3.3	3.3 or 5.0	3.3 or 5.0		
EPF10K50V (1)	3.3	3.3	3.3 or 5.0	3.3 or 5.0		
EPF10K130V	3.3	3.3	3.3 or 5.0	3.3 or 5.0		
FLEX 10KA (1)	3.3	3.3	2.5, 3.3, or 5.0	3.3 or 5.0		
	3.3	2.5	2.5, 3.3, or 5.0	2.5		

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V_{CCIO} pins.

Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam[™] programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Generic Testing

Each FLEX 10K device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10K devices are made under conditions equivalent to those shown in Figure 19. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 19. FLEX 10K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of VCC multiple outputs should be avoided for 464 Ω accurate measurement. Threshold tests must ≶ (703 Ω) not be performed under AC conditions. [521 Ω] Large-amplitude, fast-ground-current Device To Test transients normally occur as the device Output System outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device 250 Ω ground pin and the test system ground, (8.06 kΩ) ≥ C1 (includes significant reductions in observable noise [481 Ω] JIG capacitance) immunity can result. Numbers without Device input parentheses are for 5.0-V devices or outputs. rise and fall Numbers in parentheses are for 3.3-V devices times < 3 ns Ŧ or outputs. Numbers in brackets are for 2.5-V devices or outputs.

Operating Conditions

Tables 17 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 5.0-V FLEX 10K devices.

Table 17. FLEX 10K 5.0-V Device Absolute Maximum Ratings Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V			
VI	DC input voltage		-2.0	7.0	V			
I _{OUT}	DC output current, per pin		-25	25	mA			
T _{STG}	Storage temperature	No bias	-65	150	°C			
T _{AMB}	Ambient temperature	Under bias	-65	135	°C			
ΤJ	Junction temperature	Ceramic packages, under bias		150	°C			
		PQFP, TQFP, RQFP, and BGA		135	°C			
		packages, under bias						

Table 18. FLEX 10K 5.0-V Device Recommended Operating Conditions								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V			
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V			
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
VI	Input voltage		-0.5	V _{CCINT} + 0.5	V			
Vo	Output voltage		0	V _{CCIO}	V			
Τ _Α	Ambient temperature	For commercial use	0	70	°C			
		For industrial use	-40	85	°C			
Τ _J	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time			40	ns			
t _F	Input fall time			40	ns			

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum \hat{V}_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (5) Typical values are for $T_A = 25^\circ \text{ C}$ and $V_{CC} = 5.0 \text{ V}$.
- (6) These values are specified under the Recommended Operation Condition shown in Table 18 on page 45.
- (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) This value is specified for normal device operation. The value may vary during power-up.
- (10) Capacitance is sample-tested only.

Figure 20 shows the typical output drive characteristics of FLEX 10K devices with 5.0-V and 3.3-V V_{CCIO} . The output driver is compliant with the 5.0-V *PCI Local Bus Specification, Revision 2.2* (for 5.0-V V_{CCIO}).

Figure 20. Output Drive Characteristics of FLEX 10K Devices



Tables 22 through 25 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for EPF10K50V and EPF10K130V devices.

Table 2	2. EPF10K50V & EPF10K130V L	Note (1)			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
TJ	Junction temperature	Ceramic packages, under bias		150	°C
		RQFP and BGA packages, under bias		135	°C

Table 23. EPF10K50V & EPF10K130V Device Recommended Operating Conditions								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
V _{CCIO}	Supply voltage for output buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
VI	Input voltage	(5)	-0.5	5.75	V			
Vo	Output voltage		0	V _{CCIO}	V			
Τ _Α	Ambient temperature	For commercial use	0	70	°C			
		For industrial use	-40	85	°C			
Τ _J	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time			40	ns			
t _F	Input fall time			40	ns			

Figures 25 through 27 show the delays that correspond to various paths and functions within the LE, IOE, and EAB timing models.





Table 34. EA	B Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
t _{EABDATA1}	Data or address delay to EAB for combinatorial input	
t _{EABDATA2}	Data or address delay to EAB for registered input	
t _{EABWE1}	Write enable delay to EAB for combinatorial input	
t _{EABWE2}	Write enable delay to EAB for registered input	
t _{EABCLK}	EAB register clock delay	
t _{EABCO}	EAB register clock-to-output delay	
t _{EABBYPASS}	Bypass register delay	
t _{EABSU}	EAB register setup time before clock	
t _{EABH}	EAB register hold time after clock	
t _{AA}	Address access delay	
t _{WP}	Write pulse width	
t _{WDSU}	Data setup time before falling edge of write pulse	(5)
t _{WDH}	Data hold time after falling edge of write pulse	(5)
t _{WASU}	Address setup time before rising edge of write pulse	(5)
t _{WAH}	Address hold time after falling edge of write pulse	(5)
t _{WO}	Write enable to data output valid delay	
t _{DD}	Data-in to data-out valid delay	
t _{EABOUT}	Data-out delay	
t _{EABCH}	Clock high time	
t _{EABCL}	Clock low time	

Table 40. EPF10K10 & EPF10K20 Device IOE Timing Microparameters Note (1)					
Symbol	-3 Spee	d Grade	-4 Spee	-4 Speed Grade	
	Min	Max	Min	Max	
t _{IOD}		1.3		1.6	ns
t _{IOC}		0.5		0.7	ns
t _{IOCO}		0.2		0.2	ns
t _{IOCOMB}		0.0		0.0	ns
t _{IOSU}	2.8		3.2		ns
t _{IOH}	1.0		1.2		ns
t _{IOCLR}		1.0		1.2	ns
t _{OD1}		2.6		3.5	ns
t _{OD2}		4.9		6.4	ns
t _{OD3}		6.3		8.2	ns
t _{XZ}		4.5		5.4	ns
t _{ZX1}		4.5		5.4	ns
t _{ZX2}		6.8		8.3	ns
t _{ZX3}		8.2		10.1	ns
t _{INREG}		6.0		7.5	ns
t _{IOFD}		3.1		3.5	ns
t _{INCOMB}		3.1		3.5	ns

FLEX 10K Embedded Programmable L	ogic Device Family	Data Sheet
----------------------------------	--------------------	------------

Table 49. EPF10K30, EPF10K40 & EPF10K50 Device IOE Timing Microparameters Note (1)					
Symbol	-3 Speed Grade		-4 Spee	-4 Speed Grade	
	Min	Max	Min	Max	
t _{IOD}		0.4		0.6	ns
t _{IOC}		0.5		0.9	ns
t _{IOCO}		0.4		0.5	ns
t _{IOCOMB}		0.0		0.0	ns
t _{IOSU}	3.1		3.5		ns
t _{IOH}	1.0		1.9		ns
t _{IOCLR}		1.0		1.2	ns
t _{OD1}		3.3		3.6	ns
t _{OD2}		5.6		6.5	ns
t _{OD3}		7.0		8.3	ns
t _{XZ}		5.2		5.5	ns
t _{ZX1}		5.2		5.5	ns
t _{ZX2}		7.5		8.4	ns
t _{ZX3}		8.9		10.2	ns
t _{INREG}		7.7		10.0	ns
t _{IOFD}		3.3		4.0	ns
t _{INCOMB}		3.3		4.0	ns

Table 69. EPF10K100 Device External Timing Parameters Note (1)									
Symbol	-3DX Spe	ed Grade	-3 Spee	d Grade	-4 Speed Grade		Unit		
	Min	Max	Min	Мах	Min	Max	1		
t _{DRR}		19.1		19.1		24.2	ns		
t _{INSU} (2), (3), (4)	7.8		7.8		8.5		ns		
t _{оитсо} <i>(3), (4)</i>	2.0	11.1	2.0	11.1	2.0	14.3	ns		
t _{INH} (3)	0.0		0.0		0.0		ns		
t _{INSU} (2), (3), (5)	6.2		_		_		ns		
t _{оитсо} (3), (5)	2.0	6.7		_		_	ns		

 Table 70. EPF10K100 Device External Bidirectional Timing Parameters
Note (1) -3DX Speed Grade -4 Speed Grade Unit Symbol -3 Speed Grade Min Max Min Max Min Max tinsubidir (4) 8.1 8.1 10.4 ns t_{INHBIDIR} (4) 0.0 0.0 0.0 ns toutcobidir (4) 2.0 11.1 2.0 11.1 2.0 14.3 ns 15.3 15.3 18.4 t_{XZBIDIR} (4) ns t_{ZXBIDIR} (4) 15.3 15.3 18.4 ns tinsubidir (5) 9.1 _ ns _ 0.0 t_{INHBIDIR} (5) _ _ ns toutcobidir (5) 2.0 7.2 _ _ _ _ ns t_{XZBIDIR} (5) 14.3 ns _ _ 14.3 t_{ZXBIDIR} (5) _ _ ns

Notes to tables:

(1) All timing parameters are described in Tables 32 through 38 in this data sheet.

(2) Using an LE to register the signal may provide a lower setup time.

(3) This parameter is specified by characterization.

(4) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(5) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 86. EPF10K10A Device IOE Timing Microparameters Note (1) (Part 2 of 2)									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit		
	Min	Max	Min	Мах	Min	Max			
t _{IOH}	0.8		1.0		1.3		ns		
t _{IOCLR}		1.2		1.4		1.9	ns		
t _{OD1}		1.2		1.4		1.9	ns		
t _{OD2}		2.9		3.5		4.7	ns		
t _{OD3}		6.6		7.8		10.5	ns		
t _{XZ}		1.2		1.4		1.9	ns		
t _{ZX1}		1.2		1.4		1.9	ns		
t _{ZX2}		2.9		3.5		4.7	ns		
t _{ZX3}		6.6		7.8		10.5	ns		
t _{INREG}		5.2		6.3		8.4	ns		
t _{IOFD}		3.1		3.8		5.0	ns		
t _{INCOMB}		3.1		3.8		5.0	ns		

Table 103. EPF10K100A Device Interconnect Timing Microparameters Note (1)									
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{DIN2IOE}		4.8		5.4		6.0	ns		
t _{DIN2LE}		2.0		2.4		2.7	ns		
t _{DIN2DATA}		2.4		2.7		2.9	ns		
t _{DCLK2IOE}		2.6		3.0		3.5	ns		
t _{DCLK2LE}		2.0		2.4		2.7	ns		
t _{SAMELAB}		0.1		0.1		0.1	ns		
t _{SAMEROW}		1.5		1.7		1.9	ns		
t _{SAMECOLUMN}		5.5		6.5		7.4	ns		
t _{DIFFROW}		7.0		8.2		9.3	ns		
t _{TWOROWS}		8.5		9.9		11.2	ns		
t _{LEPERIPH}		3.9		4.2		4.5	ns		
t _{LABCARRY}		0.2		0.2		0.3	ns		
t _{LABCASC}		0.4		0.5		0.6	ns		

Table 104. EPF10K100A Device External Timing Parameters Note (1)

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		12.5		14.5		17.0	ns
t _{INSU} (2), (3)	3.7		4.5		5.1		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} <i>(</i> 3 <i>)</i>	2.0	5.3	2.0	6.1	2.0	7.2	ns

Table 105. EPF10K100A Device External Bidirectional Timing Parameters	Note
---	------

7.4

Table 105. EPF10K100A Device External Bidirectional Timing Parameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR}	4.9		5.8		6.8		ns		
t _{INHBIDIR}	0.0		0.0		0.0		ns		
toutcobidir	2.0	5.3	2.0	6.1	2.0	7.2	ns		
t _{XZBIDIR}		7.4		8.6		10.1	ns		

8.6

t_{ZXBIDIR}

ns

10.1

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 106 through 112 show EPF10K250A device internal and external timing parameters.

Table 106. EPF10K250A Device LE Timing Microparameters Note (1)									
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spe	-3 Speed Grade			
	Min	Max	Min	Max	Min	Max	-		
t _{LUT}		0.9		1.0		1.4	ns		
t _{CLUT}		1.2		1.3		1.6	ns		
t _{RLUT}		2.0		2.3		2.7	ns		
t _{PACKED}		0.4		0.4		0.5	ns		
t _{EN}		1.4		1.6		1.9	ns		
t _{CICO}		0.2		0.3		0.3	ns		
t _{CGEN}		0.4		0.6		0.6	ns		
t _{CGENR}		0.8		1.0		1.1	ns		
t _{CASC}		0.7		0.8		1.0	ns		
t _C		1.2		1.3		1.6	ns		
t _{CO}		0.6		0.7		0.9	ns		
t _{COMB}		0.5		0.6		0.7	ns		
t _{SU}	1.2		1.4		1.7		ns		
t _H	1.2		1.3		1.6		ns		
t _{PRE}		0.7		0.8		0.9	ns		
t _{CLR}		0.7		0.8		0.9	ns		
t _{CH}	2.5		3.0		3.5		ns		
t _{CL}	2.5		3.0		3.5		ns		

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 37 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 31 illustrates the incoming and generated clock specifications.

Figure 31. Specifications for the Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



Table 113 summarizes the ClockLock and ClockBoost parameters.

Table 113. ClockLock & ClockBoost Parameters (Part 1 of 2)									
Symbol	Parameter	Min	Тур	Max	Unit				
t _R	Input rise time			2	ns				
t _F	Input fall time			2	ns				
t _{INDUTY}	Input duty cycle	45		55	%				
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	30		80	MHz				
t _{CLK1}	Input clock period (ClockBoost clock multiplication factor equals 1)	12.5		33.3	ns				
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16		50	MHz				
t _{CLK2}	Input clock period (ClockBoost clock multiplication factor equals 2)	20		62.5	ns				

Altera Corporation