E·XFL

Intel - EPF10K50VQC240-1 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	189
Number of Gates	116000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50vqc240-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information, see the following documents:

- Configuration Devices for APEX & FLEX Devices Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices)

FLEX 10K devices are supported by Altera development systems; single, integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet for more information.

Functional Description

Each FLEX 10K device contains an embedded array to implement memory and specialized logic functions, and a logic array to implement general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 2,048 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions, such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Cascade Chain

With the cascade chain, the FLEX 10K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.7 ns per LE. Cascade chain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EPF10K50 device, the cascade chain stops at the eighteenth LAB and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 8 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is as low as 1.6 ns; the cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is needed to decode a 16-bit address.



Figure 8. Cascade Chain Operation

Altera Corporation

FastTrack Interconnect

In the FLEX 10K architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the device. The column interconnect routes signals between rows and can drive I/O pins.

A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in an LAB drive the row interconnect.

Each column of LABs is served by a dedicated column interconnect. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must be routed to the row interconnect before it can enter an LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, an LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This routing flexibility enables routing resources to be used more efficiently. See Figure 11. Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices; it provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, an LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chip-wide reset signal will reset all IOE registers, overriding any other control signals.

Tables 8 and 9 list the sources for each peripheral control signal, and the rows that can drive global signals. These tables also show how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K10A device in a 256-pin FineLine BGA package to an EPF10K100A device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 16).







 256-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 484-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

Table 15. 32-Bit FLEX 10K Device IDCODENote (1)							
Device	IDCODE (32 Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)			
EPF10K10, EPF10K10A	0000	0001 0000 0001 0000	00001101110	1			
EPF10K20	0000	0001 0000 0010 0000	00001101110	1			
EPF10K30, EPF10K30A	0000	0001 0000 0011 0000	00001101110	1			
EPF10K40	0000	0001 0000 0100 0000	00001101110	1			
EPF10K50, EPF10K50V	0000	0001 0000 0101 0000	00001101110	1			
EPF10K70	0000	0001 0000 0111 0000	00001101110	1			
EPF10K100, EPF10K100A	0000	0000 0001 0000 0000	00001101110	1			
EPF10K130V	0000	0000 0001 0011 0000	00001101110	1			
EPF10K250A	0000	0000 0010 0101 0000	00001101110	1			

Notes:

Г

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10K devices include weak pull-ups on JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Table 24. EPF10K50V & EPF10K130V Device DC Operating Conditions Notes (6), (7)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-level input voltage		2.0		5.75	V		
V _{IL}	Low-level input voltage		-0.5		0.8	V		
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC <i>(8)</i>	2.4			V		
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC <i>(8)</i>	V _{CCIO} – 0.2			V		
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC <i>(9)</i>			0.45	V		
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC <i>(9)</i>			0.2	V		
I _I	Input pin leakage current	V _I = 5.3 V to -0.3 V (10)	-10		10	μΑ		
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.3 V \text{ to } -0.3 V (10)$	-10		10	μA		
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.3	10	mA		
		V_1 = ground, no load (11)		10		mA		

Table 25. EPF10K50V & EPF10K130V Device Capacitance(12)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF			
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF			
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF			

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
- (5) EPF10K50V and EPF10K130V device inputs may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^\circ \text{ C}$ and $V_{CC} = 3.3 \text{ V}$.
- (7) These values are specified under the EPF10K50V and EPF10K130V device Recommended Operating Conditions in Table 23 on page 48.
- (8) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (9) The I_{OL} parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (10) This value is specified for normal device operation. The value may vary during power-up.
- (11) This parameter applies to -1 speed grade EPF10K50V devices, -2 speed grade EPF10K50V industrial temperature devices, and -2 speed grade EPF10K130V devices.
- (12) Capacitance is sample-tested only.

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 2	9. 3.3-V Device Capacitance of	EPF10K10A & EPF10K30A Devices	Note (12)		
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Table 30. 3.3-V Device Capacitance of EPF10K100A Devices Note (12)

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Table 31. 3.3-V Device Capacitance of EPF10K250A Devices Note (12)

Symbol	Parameter	Conditions	Min	Max	Unit
CIN	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		15	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC voltage input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) FLEX 10KA device inputs may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^\circ$ C and $V_{CC} = 3.3$ V.
- (7) These values are specified under the Recommended Operating Conditions shown in Table 27 on page 51.
- (8) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (9) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (10) This value is specified for normal device operation. The value may vary during power-up.
- (11) This parameter applies to all -1 speed grade commercial temperature devices and all -2 speed grade industrial-temperature devices.
- (12) Capacitance is sample-tested only.



Figure 23. Output Drive Characteristics for EPF10K250A Device

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay (*t*_{SAMEROW})
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Symbol	-3 Spee	d Grade	-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t _{LUT}		1.4		1.7	ns
t _{CLUT}		0.6		0.7	ns
t _{RLUT}		1.5		1.9	ns
t _{PACKED}		0.6		0.9	ns
t _{EN}		1.0		1.2	ns
t _{CICO}		0.2		0.3	ns
t _{CGEN}		0.9		1.2	ns
t _{CGENR}		0.9		1.2	ns
t _{CASC}		0.8		0.9	ns
t _C		1.3		1.5	ns
t _{CO}		0.9		1.1	ns
t _{COMB}		0.5		0.6	ns
t _{SU}	1.3		2.5		ns
t _H	1.4		1.6		ns
t _{PRE}		1.0		1.2	ns
t _{CLR}		1.0		1.2	ns
t _{CH}	4.0		4.0		ns
t _{Cl}	4.0		4.0		ns

Table 42. EPF10K10 & EPF10K20 Device EAB Internal Timing Macroparameters Note (1)					
Symbol	-3 Spee	ed Grade	-4 Spee	ed Grade	Unit
	Min	Max	Min	Max	
t _{EABAA}		13.7		17.0	ns
t _{EABRCCOMB}	13.7		17.0		ns
t _{EABRCREG}	9.7		11.9		ns
t _{EABWP}	5.8		7.2		ns
t _{EABWCCOMB}	7.3		9.0		ns
t _{EABWCREG}	13.0		16.0		ns
t _{EABDD}		10.0		12.5	ns
t _{EABDATACO}		2.0		3.4	ns
t _{EABDATASU}	5.3		5.6		ns
t _{EABDATAH}	0.0		0.0		ns
t _{EABWESU}	5.5		5.8		ns
t _{EABWEH}	0.0		0.0		ns
t _{EABWDSU}	5.5		5.8		ns
t _{EABWDH}	0.0		0.0		ns
t _{EABWASU}	2.1		2.7		ns
t _{EABWAH}	0.0		0.0		ns
t _{EABWO}		9.5		11.8	ns

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)							
Symbol -3 Speed Grad		d Grade	irade -4 Speed Grade		Unit		
	Min	Max	Min	Max			
t _{DRR}		16.1		20.0	ns		
t _{INSU} (2), (3)	5.5		6.0		ns		
t _{INH} (3)	0.0		0.0		ns		
t оитсо (3)	2.0	6.7	2.0	8.4	ns		

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)							
Symbol	-3 Speed Grade		-4 Speed Grade		Unit		
	Min	Max	Min	Max			
t _{INSUBIDIR}	4.5		5.6		ns		
t _{INHBIDIR}	0.0		0.0		ns		
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns		
t _{XZBIDIR}		10.5		13.4	ns		
t _{ZXBIDIR}		10.5		13.4	ns		

Table 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)							
Symbol	-3 Spee	-3 Speed Grade		-4 Speed Grade			
	Min	Max	Min	Max]		
t _{INSUBIDIR}	4.6		5.7		ns		
tINHBIDIR	0.0		0.0		ns		
tOUTCOBIDIR	2.0	6.7	2.0	8.4	ns		
t _{XZBIDIR}		10.5		13.4	ns		
tZXBIDIR		10.5		13.4	ns		

Notes to tables:

All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 57 through 63 show EPF10K70 device internal and external timing parameters.

Table 57. EPF10K70	Table 57. EPF10K70 Device LE Timing Microparameters Note (1)										
Symbol	-2 Spee	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade					
	Min	Max	Min	Max	Min	Max	-				
t _{LUT}		1.3		1.5		2.0	ns				
t _{CLUT}		0.4		0.4		0.5	ns				
t _{RLUT}		1.5		1.6		2.0	ns				
t _{PACKED}		0.8		0.9		1.3	ns				
t _{EN}		0.8		0.9		1.2	ns				
t _{CICO}		0.2		0.2		0.3	ns				
t _{CGEN}		1.0		1.1		1.4	ns				
t _{CGENR}		1.1		1.2		1.5	ns				
t _{CASC}		1.0		1.1		1.3	ns				
t _C		0.7		0.8		1.0	ns				
t _{CO}		0.9		1.0		1.4	ns				
t _{COMB}		0.4		0.5		0.7	ns				
t _{SU}	1.9		2.1		2.6		ns				
t _H	2.1		2.3		3.1		ns				
t _{PRE}		0.9		1.0		1.4	ns				
t _{CLR}		0.9		1.0		1.4	ns				
t _{CH}	4.0		4.0		4.0		ns				
t _{CL}	4.0		4.0		4.0		ns				

Table 61. EPF10K70	Table 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)										
Symbol	-2 Speed Grade		-3 Spee	ed Grade	-4 Spe	Unit					
	Min	Max	Min	Max	Min	Max					
t _{DIN2IOE}		6.6		7.3		8.8	ns				
t _{DIN2LE}		4.2		4.8		6.0	ns				
t _{DIN2DATA}		6.5		7.1		10.8	ns				
t _{DCLK2IOE}		5.5		6.2		7.7	ns				
t _{DCLK2LE}		4.2		4.8		6.0	ns				
t _{SAMELAB}		0.4		0.4		0.5	ns				
t _{SAMEROW}		4.8		4.9		5.5	ns				
t _{SAMECOLUMN}		3.3		3.4		3.7	ns				
t _{DIFFROW}		8.1		8.3		9.2	ns				
t _{TWOROWS}		12.9		13.2		14.7	ns				
t _{LEPERIPH}		5.5		5.7		6.5	ns				
t _{LABCARRY}		0.8		0.9		1.1	ns				
t _{LABCASC}		2.7		3.0		3.2	ns				

Table 62. EPF10K70 Device External Timing Parameters Note (1)										
Symbol	-2 Speed Grade -3 Speed Grade -4 Speed Grade				d Grade	Unit				
	Min	Max	Min	Max	Min	Max				
t _{DRR}		17.2		19.1		24.2	ns			
t _{INSU} (2), (3)	6.6		7.3		8.0		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	9.9	2.0	11.1	2.0	14.3	ns			

Table 63. EPF10K70 Device External Bidirectional Timing Parameters

Note (1)

Symbol	-2 Speed Grade		-3 Spee	d Grade	-4 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	7.4		8.1		10.4		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	9.9	2.0	11.1	2.0	14.3	ns
t _{XZBIDIR}		13.7		15.4		18.5	ns
tZXBIDIR		13.7		15.4		18.5	ns

Г

Table 69. EPF10K100 Device External Timing Parameters Note (1)										
Symbol	-3DX Spe	ed Grade	-3 Spee	-3 Speed Grade		-4 Speed Grade				
	Min	Max	Min	Мах	Min	Max	1			
t _{DRR}		19.1		19.1		24.2	ns			
t _{INSU} (2), (3), (4)	7.8		7.8		8.5		ns			
t _{оитсо} <i>(3), (4)</i>	2.0	11.1	2.0	11.1	2.0	14.3	ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{INSU} (2), (3), (5)	6.2		_		_		ns			
t _{оитсо} (3), (5)	2.0	6.7		_		_	ns			

 Table 70. EPF10K100 Device External Bidirectional Timing Parameters
 Note (1) -3DX Speed Grade -4 Speed Grade Unit Symbol -3 Speed Grade Min Max Min Max Min Max tinsubidir (4) 8.1 8.1 10.4 ns t_{INHBIDIR} (4) 0.0 0.0 0.0 ns toutcobidir (4) 2.0 11.1 2.0 11.1 2.0 14.3 ns 15.3 15.3 18.4 t_{XZBIDIR} (4) ns t_{ZXBIDIR} (4) 15.3 15.3 18.4 ns tinsubidir (5) 9.1 _ ns _ 0.0 t_{INHBIDIR} (5) _ _ ns toutcobidir (5) 2.0 7.2 _ _ _ _ ns t_{XZBIDIR} (5) 14.3 ns _ _ 14.3 t_{ZXBIDIR} (5) _ _ ns

Notes to tables:

(1) All timing parameters are described in Tables 32 through 38 in this data sheet.

(2) Using an LE to register the signal may provide a lower setup time.

(3) This parameter is specified by characterization.

(4) This parameter is measured without the use of the ClockLock or ClockBoost circuits.

(5) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Table 79. EPF10K130V Device IOE Timing Microparameters Note (1)										
Symbol	-2 Spee	-2 Speed Grade		-3 Speed Grade		-4 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{IOD}		1.3		1.6		2.0	ns			
t _{IOC}		0.4		0.5		0.7	ns			
t _{IOCO}		0.3		0.4		0.5	ns			
t _{IOCOMB}		0.0		0.0		0.0	ns			
t _{IOSU}	2.6		3.3		3.8		ns			
t _{IOH}	0.0		0.0		0.0		ns			
t _{IOCLR}		1.7		2.2		2.7	ns			
t _{OD1}		3.5		4.4		5.0	ns			
t _{OD2}		-		-		-	ns			
t _{OD3}		8.2		8.1		9.7	ns			
t _{XZ}		4.9		6.3		7.4	ns			
t _{ZX1}		4.9		6.3		7.4	ns			
t _{ZX2}		-		-		-	ns			
t _{ZX3}		9.6		10.0		12.1	ns			
t _{INREG}		7.9		10.0		12.6	ns			
t _{IOFD}		6.2		7.9		9.9	ns			
t _{INCOMB}		6.2		7.9		9.9	ns			

Table 89. EPF10	Table 89. EPF10K10A Device Interconnect Timing Microparameters Note (1)										
Symbol	-1 Spee	d Grade	Grade -2 Speed Grade			-3 Speed Grade					
	Min	Max	Min	Max	Min	Мах					
t _{DIN2IOE}		4.2		5.0		6.5	ns				
t _{DIN2LE}		2.2		2.6		3.4	ns				
t _{DIN2DATA}		4.3		5.2		7.1	ns				
t _{DCLK2IOE}		4.2		4.9		6.6	ns				
t _{DCLK2LE}		2.2		2.6		3.4	ns				
t _{SAMELAB}		0.1		0.1		0.2	ns				
t _{SAMEROW}		2.2		2.4		2.9	ns				
t _{SAMECOLUMN}		0.8		1.0		1.4	ns				
t _{DIFFROW}		3.0		3.4		4.3	ns				
t _{TWOROWS}		5.2		5.8		7.2	ns				
t _{LEPERIPH}		1.8		2.2		2.8	ns				
t _{LABCARRY}		0.5		0.5		0.7	ns				
t _{LABCASC}		0.9		1.0		1.5	ns				

Table 90. EPF10K10A External Reference Timing Parameters Note (1)

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		10.0		12.0		16.0	ns
t _{INSU} (2), (3)	1.6		2.1		2.8		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} <i>(</i> 3 <i>)</i>	2.0	5.8	2.0	6.9	2.0	9.2	ns

 Table 91. EPF10K10A Device External Bidirectional Timing Parameters
 Note

Note (1)

Symbol	-2 Speed Grade		-3 Spee	d Grade	-4 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	2.4		3.3		4.5		ns
t _{INHBIDIR}	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	5.8	2.0	6.9	2.0	9.2	ns
t _{XZBIDIR}		6.3		7.5		9.9	ns
t _{ZXBIDIR}		6.3		7.5		9.9	ns

Table 100. EPF1	Table 100. EPF10K100A Device IOE Timing Microparameters Note (1)									
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{IOD}		2.5		2.9		3.4	ns			
t _{IOC}		0.3		0.3		0.4	ns			
t _{IOCO}		0.2		0.2		0.3	ns			
t _{IOCOMB}		0.5		0.6		0.7	ns			
t _{IOSU}	1.3		1.7		1.8		ns			
t _{IOH}	0.2		0.2		0.3		ns			
t _{IOCLR}		1.0		1.2		1.4	ns			
t _{OD1}		2.2		2.6		3.0	ns			
t _{OD2}		4.5		5.3		6.1	ns			
t _{OD3}		6.8		7.9		9.3	ns			
t _{XZ}		2.7		3.1		3.7	ns			
t _{ZX1}		2.7		3.1		3.7	ns			
t _{ZX2}		5.0		5.8		6.8	ns			
t _{ZX3}		7.3		8.4		10.0	ns			
t _{INREG}		5.3		6.1		7.2	ns			
t _{IOFD}		4.7		5.5		6.4	ns			
t _{INCOMB}		4.7		5.5		6.4	ns			



Figure 32. I_{CCACTIVE} vs. Operating Frequency (Part 2 of 3)

Altera Corporation

SRAM configuration elements allow FLEX 10K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation.

The entire reconfiguration process may be completed in less than 320 ms using an EPF10K250A device with a DCLK frequency of 10 MHz. This process can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Refer to the configuration device data sheet to obtain the POR delay when using a configuration device method.

Programming Files

Despite being function- and pin-compatible, FLEX 10KA and FLEX 10KE devices are not programming- or configuration-file compatible with FLEX 10K devices. A design should be recompiled before it is transferred from a FLEX 10K device to an equivalent FLEX 10KA or FLEX 10KE device. This recompilation should be performed to create a new programming or configuration file and to check design timing on the faster FLEX 10KA or FLEX 10KE device. The programming or configuration files for EPF10K50 devices can program or configure an EPF10K50V device. However, Altera recommends recompiling a design for the EPF10K50V device when transferring it from the EPF10K50 device.

Configuration Schemes

The configuration data for a FLEX 10K device can be loaded with one of five configuration schemes (see Table 116), chosen on the basis of the target application. An EPC1, EPC2, EPC16, or EPC1441 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a FLEX 10K device, allowing automatic configuration on system power-up.