



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	20480
Number of I/O	189
Number of Gates	116000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k50vrc240-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. FLEX 10K Package Options & I/O Pin Count Note (1)								
Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP			
EPF10K10	59		102	134				
EPF10K10A		66	102	134				
EPF10K20			102	147	189			
EPF10K30				147	189			
EPF10K30A			102	147	189			
EPF10K40				147	189			
EPF10K50					189			
EPF10K50V					189			
EPF10K70					189			
EPF10K100								
EPF10K100A					189			
EPF10K130V								
EPF10K250A								

Device	503-Pin PGA	599-Pin PGA	256-Pin FineLine BGA	356-Pin BGA	484-Pin FineLine BGA	600-Pin BGA	403-Pin PGA
EPF10K10		-					
EPF10K10A			150		150 (2)		
EPF10K20							
EPF10K30				246			
EPF10K30A			191	246	246		
EPF10K40							
EPF10K50				274			310
EPF10K50V				274			
EPF10K70	358						
EPF10K100	406						
EPF10K100A				274	369	406	
EPF10K130V		470				470	
EPF10K250A		470				470	

Embedded Array Block (EAB) I/O Element IOE (10E) Column Logic Array Interconnect EAB Logic Array Block (LAB) Logic Element (LE) Row EAB Interconnect Local Interconnect Logic Array IOE IOE IOE IOE IOE IOE IOE Embedded Array

Figure 1. FLEX 10K Device Block Diagram

FLEX 10K devices provide six dedicated inputs that drive the flipflops' control inputs to ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.

Embedded Array Block

The EAB is a flexible block of RAM with registers on the input and output ports, and is used to implement common gate array megafunctions. The EAB is also suitable for functions such as multipliers, vector scalars, and error correction circuits, because it is large and flexible. These functions can be combined in applications such as digital filters and microcontrollers.

Dedicated Inputs & Global Signals Chip-Wide Reset Row Interconnect 2, 4, 8, 16 Data Data Out 8, 4, 2, 1 2, 4, 8, 16 Address D 8, 9, 10, 11 RAM/ROM 256×8 512 × 4 $1,024 \times 2$ Column 2,048 × 1 Interconnect WE D

Figure 4. FLEX 10K Embedded Array Block

Note:

EAB Local Interconnect (1)

(1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have 22 EAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.

Figure 7 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can either be bypassed for simple adders or be used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.




Figure 7. Carry Chain Operation (n-bit Full Adder)

Table 10 lists the FLEX 10K row-to-IOE interconnect resources.

Device	Channels per Row (n)	Row Channels per Pin (<i>n</i>		
EPF10K10 EPF10K10A	144	18		
EPF10K20	144	18		
EPF10K30 EPF10K30A	216	27		
EPF10K40	216	27		
EPF10K50 EPF10K50V	216	27		
EPF10K70	312	39		
EPF10K100 EPF10K100A	312	39		
EPF10K130V	312	39		
EPF10K250A	456	57		

Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels that each IOE can access is different for each IOE. See Figure 15.

SameFrame Pin-Outs

FLEX 10KE devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPF10K10A device in a 256-pin FineLine BGA package to an EPF10K100A device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 16).

Printed Circuit Board
Designed for 484-PinFineLine BGA Package

256-Pin
FineLine
BGA

256-Pin FineLine
BGA

256-Pin FineLine
BGA

256-Pin FineLine
BGA

Figure 16. SameFrame Pin-Out Example

(Reduced I/O Count or Logic Requirements) (Increased I/O Count or Logic Requirements)

Table 12 describes the FLEX 10K device supply voltages and MultiVolt $\rm I/O$ support levels.

Devices	Supply Voltage (V)		MultiVolt I/O Sup	port Levels (V)
	V _{CCINT}	V _{CCIO}	Input	Output
FLEX 10K (1)	5.0	5.0	3.3 or 5.0	5.0
	5.0	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K50V (1)	3.3	3.3	3.3 or 5.0	3.3 or 5.0
EPF10K130V	3.3	3.3	3.3 or 5.0	3.3 or 5.0
FLEX 10KA (1)	3.3	3.3	2.5, 3.3, or 5.0	3.3 or 5.0
	3.3	2.5	2.5, 3.3, or 5.0	2.5

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V_{CCIO} pins.

Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the JamTM programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Table 15. 32-Bit FLEX 10K Device IDCODE Note (1)								
Device		IDCODE (32 Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)				
EPF10K10, EPF10K10A	0000	0001 0000 0001 0000	00001101110	1				
EPF10K20	0000	0001 0000 0010 0000	00001101110	1				
EPF10K30, EPF10K30A	0000	0001 0000 0011 0000	00001101110	1				
EPF10K40	0000	0001 0000 0100 0000	00001101110	1				
EPF10K50, EPF10K50V	0000	0001 0000 0101 0000	00001101110	1				
EPF10K70	0000	0001 0000 0111 0000	00001101110	1				
EPF10K100, EPF10K100A	0000	0000 0001 0000 0000	00001101110	1				
EPF10K130V	0000	0000 0001 0011 0000	00001101110	1				
EPF10K250A	0000	0000 0010 0101 0000	00001101110	1				

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

FLEX 10K devices include weak pull-ups on JTAG pins.



For more information, see the following documents:


- Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- BitBlaster Serial Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Jam Programming & Test Language Specification

Generic Testing

Each FLEX 10K device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10K devices are made under conditions equivalent to those shown in Figure 19. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 19. FLEX 10K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers without parentheses are for 5.0-V devices or outputs. Numbers in parentheses are for 3.3-V devices or outputs. Numbers in brackets are for 2.5-V devices or outputs.



Operating Conditions

Tables 17 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 5.0-V FLEX 10K devices.

Table 17. FLEX 10K 5.0-V Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V		
VI	DC input voltage		-2.0	7.0	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	° C		
T _{AMB}	Ambient temperature	Under bias	-65	135	° C		
T _J	Junction temperature	Ceramic packages, under bias		150	° C		
		PQFP, TQFP, RQFP, and BGA		135	° C		
		packages, under bias					

Table 1	8. FLEX 10K 5.0-V Device Reco	mmended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
VI	Input voltage		-0.5	V _{CCINT} + 0.5	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
T _J	Operating temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		1.7 or 0.5 × V _{CCINT} , whichever is lower		5.75	V
V_{IL}	Low-level input voltage		-0.5		0.3 × V _{CCINT}	V
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -11 mA DC, V _{CCIO} = 3.00 V (8)	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V (8)}$	V _{CCIO} - 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V } (8)$	0.9 × V _{CCIO}			V
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V (8)}$	2.1			V
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (8)$	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (8)$	1.7			V
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 9 mA DC, V _{CCIO} = 3.00 V (9)			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$			0.2	V
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (9)			0.1 × V _{CCIO}	V
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (9)$			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (9)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (9)			0.7	V
I _I	Input pin leakage current	$V_1 = 5.3 \text{ V to } -0.3 \text{ V } (10)$	-10		10	μΑ
I _{OZ}	Tri-stated I/O pin leakage current	$V_O = 5.3 \text{ V to } -0.3 \text{ V } (10)$	-10		10	μΑ
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.3	10	mA
		V_I = ground, no load (11)		10		mA

Symbol	Parameter	Conditions
t _{EABDATA1}	Data or address delay to EAB for combinatorial input	
t _{EABDATA2}	Data or address delay to EAB for registered input	
t _{EABWE1}	Write enable delay to EAB for combinatorial input	
t _{EABWE2}	Write enable delay to EAB for registered input	
t _{EABCLK}	EAB register clock delay	
t _{EABCO}	EAB register clock-to-output delay	
t _{EABBYPASS}	Bypass register delay	
t _{EABSU}	EAB register setup time before clock	
t _{EABH}	EAB register hold time after clock	
t_{AA}	Address access delay	
t_{WP}	Write pulse width	
t _{WDSU}	Data setup time before falling edge of write pulse	(5)
t _{WDH}	Data hold time after falling edge of write pulse	(5)
t _{WASU}	Address setup time before rising edge of write pulse	(5)
t _{WAH}	Address hold time after falling edge of write pulse	(5)
t_{WO}	Write enable to data output valid delay	
t _{DD}	Data-in to data-out valid delay	
t _{EABOUT}	Data-out delay	
t _{EABCH}	Clock high time	
t _{EABCL}	Clock low time	

Symbol	-3 Speed Grade		-4 Spee	d Grade	Unit
	Min	Max	Min	Max	
t _{EABDATA1}		1.5		1.9	ns
t _{EABDATA2}		4.8		6.0	ns
t _{EABWE1}		1.0		1.2	ns
t _{EABWE2}		5.0		6.2	ns
t _{EABCLK}		1.0		2.2	ns
t _{EABCO}		0.5		0.6	ns
t _{EABBYPASS}		1.5		1.9	ns
t _{EABSU}	1.5		1.8		ns
t _{EABH}	2.0		2.5		ns
t_{AA}		8.7		10.7	ns
t_{WP}	5.8		7.2		ns
t _{WDSU}	1.6		2.0		ns
t _{WDH}	0.3		0.4		ns
t _{WASU}	0.5		0.6		ns
t_{WAH}	1.0		1.2		ns
t_{WO}		5.0		6.2	ns
t_{DD}		5.0		6.2	ns
t _{EABOUT}		0.5		0.6	ns
t _{EABCH}	4.0		4.0		ns
t _{EABCL}	5.8		7.2		ns

Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)							
Symbol	-3 Speed Grade -4 Speed Grade			Unit			
	Min	Max	Min	Max			
t _{DRR}		16.1		20.0	ns		
t _{INSU} (2), (3)	5.5		6.0		ns		
t _{INH} (3)	0.0		0.0		ns		
t _{оитсо} (3)	2.0	6.7	2.0	8.4	ns		

Table 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)									
Symbol	-3 Spe	ed Grade	-4 Spee	Unit					
	Min	Max	Min	Max					
t _{INSUBIDIR}	4.5		5.6		ns				
t _{INHBIDIR}	0.0		0.0		ns				
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns				
t _{XZBIDIR}		10.5		13.4	ns				
t _{ZXBIDIR}		10.5		13.4	ns				

Symbol	-3 Spec	ed Grade	-4 Spee	Unit	
	Min	Max	Min	Max	
t _{INSUBIDIR}	4.6		5.7		ns
t _{INHBIDIR}	0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	6.7	2.0	8.4	ns
t _{XZBIDIR}		10.5		13.4	ns
t _{ZXBIDIR}		10.5		13.4	ns

Notes to tables:

- All timing parameters are described in Tables 32 through 38 in this data sheet.
 Using an LE to register the signal may provide a lower setup time.
 This parameter is specified by characterization.

Symbol	-3 Snee	d Grade	-4 Spee	Unit	
Symbol	-				Oiiit
	Min	Max	Min	Max	
t _{EABAA}		13.7		17.0	ns
t _{EABRCCOMB}	13.7		17.0		ns
t _{EABRCREG}	9.7		11.9		ns
t _{EABWP}	5.8		7.2		ns
t _{EABWCCOMB}	7.3		9.0		ns
t _{EABWCREG}	13.0		16.0		ns
t _{EABDD}		10.0		12.5	ns
t _{EABDATACO}		2.0		3.4	ns
t _{EABDATASU}	5.3		5.6		ns
t _{EABDATAH}	0.0		0.0		ns
t _{EABWESU}	5.5		5.8		ns
t _{EABWEH}	0.0		0.0		ns
t _{EABWDSU}	5.5		5.8		ns
t _{EABWDH}	0.0		0.0		ns
t _{EABWASU}	2.1		2.7		ns
t _{EABWAH}	0.0		0.0		ns
t_{EABWO}		9.5		11.8	ns

Table 58. EPF10K70 De	evice IOE Timing	g Microparan	neters /	Vote (1)			
Symbol	-2 Spee	d Grade	-3 Spec	ed Grade	-4 Spec	Unit	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		0.0		0.0		0.0	ns
t _{IOC}		0.4		0.5		0.7	ns
t _{IOCO}		0.4		0.4		0.9	ns
t _{IOCOMB}		0.0		0.0		0.0	ns
t _{IOSU}	4.5		5.0		6.2		ns
t_{IOH}	0.4		0.5		0.7		ns
t _{IOCLR}		0.6		0.7		1.6	ns
t _{OD1}		3.6		4.0		5.0	ns
t_{OD2}		5.6		6.3		7.3	ns
t_{OD3}		6.9		7.7		8.7	ns
t _{XZ}		5.5		6.2		6.8	ns
t _{ZX1}		5.5		6.2		6.8	ns
t_{ZX2}		7.5		8.5		9.1	ns
t _{ZX3}		8.8		9.9		10.5	ns
t _{INREG}		8.0		9.0		10.2	ns
t _{IOFD}		7.2		8.1		10.3	ns
t _{INCOMB}		7.2		8.1		10.3	ns

Symbol	-2 Spee	d Grade	-3 Spee	ed Grade	-4 Spec	Unit	
	Min	Max	Min	Max	Min	Max	
t _{EABDATA1}		1.3		1.5		1.9	ns
t _{EABDATA2}		4.3		4.8		6.0	ns
t _{EABWE1}		0.9		1.0		1.2	ns
t _{EABWE2}		4.5		5.0		6.2	ns
t _{EABCLK}		0.9		1.0		2.2	ns
t _{EABCO}		0.4		0.5		0.6	ns
t _{EABBYPASS}		1.3		1.5		1.9	ns
t _{EABSU}	1.3		1.5		1.8		ns
t _{EABH}	1.8		2.0		2.5		ns
t_{AA}		7.8		8.7		10.7	ns
t_{WP}	5.2		5.8		7.2		ns
t_{WDSU}	1.4		1.6		2.0		ns
t _{WDH}	0.3		0.3		0.4		ns
t _{WASU}	0.4		0.5		0.6		ns
t _{WAH}	0.9		1.0		1.2		ns
t_{WO}		4.5		5.0		6.2	ns
t_{DD}		4.5		5.0		6.2	ns
t _{EABOUT}		0.4		0.5		0.6	ns
t _{EABCH}	4.0		4.0		4.0		ns
t _{EABCL}	5.2		5.8		7.2		ns

Tables 71 through 77 show EPF10K50V device internal and external timing parameters.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	Min	Max	
t _{LUT}		0.9		1.0		1.3		1.6	ns
t _{CLUT}		0.1		0.5		0.6		0.6	ns
t _{RLUT}		0.5		8.0		0.9		1.0	ns
t _{PACKED}		0.4		0.4		0.5		0.7	ns
t _{EN}		0.7		0.9		1.1		1.4	ns
t _{CICO}		0.2		0.2		0.2		0.3	ns
t _{CGEN}		0.8		0.7		0.8		1.2	ns
t _{CGENR}		0.4		0.3		0.3		0.4	ns
t _{CASC}		0.7		0.7		0.8		0.9	ns
t_{C}		0.3		1.0		1.3		1.5	ns
t_{CO}		0.5		0.7		0.9		1.0	ns
t _{COMB}		0.4		0.4		0.5		0.6	ns
t_{SU}	0.8		1.6		2.2		2.5		ns
t_H	0.5		0.8		1.0		1.4		ns
t _{PRE}		0.8		0.4		0.5		0.5	ns
t _{CLR}		0.8		0.4		0.5		0.5	ns
t _{CH}	2.0		4.0		4.0		4.0		ns
t_{CL}	2.0		4.0		4.0		4.0		ns

Symbol	-2 Spee	-2 Speed Grade		ed Grade	-4 Spec	Unit	
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		11.2		14.2		14.2	ns
t _{EABRCCOMB}	11.1		14.2		14.2		ns
t _{EABRCREG}	8.5		10.8		10.8		ns
t _{EABWP}	3.7		4.7		4.7		ns
t _{EABWCCOMB}	7.6		9.7		9.7		ns
t _{EABWCREG}	14.0		17.8		17.8		ns
t _{EABDD}		11.1		14.2		14.2	ns
t _{EABDATACO}		3.6		4.6		4.6	ns
t _{EABDATASU}	4.4		5.6		5.6		ns
t _{EABDATAH}	0.0		0.0		0.0		ns
t _{EABWESU}	4.4		5.6		5.6		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	4.6		5.9		5.9		ns
t _{EABWDH}	0.0		0.0		0.0		ns
t _{EABWASU}	3.9		5.0		5.0		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		11.1		14.2		14.2	ns

Symbol	-1 Spee	-1 Speed Grade		d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.9		4.4		5.1	ns
t _{DIN2LE}		1.2		1.5		1.9	ns
t _{DIN2DATA}		3.2	_	3.6		4.5	ns
t _{DCLK2IOE}		3.0		3.5		4.6	ns
t _{DCLK2LE}		1.2		1.5		1.9	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		2.3		2.4		2.7	ns
t _{SAME} COLUMN		1.3		1.4		1.9	ns
t _{DIFFROW}		3.6		3.8		4.6	ns
t _{TWOROWS}		5.9		6.2		7.3	ns
t _{LEPERIPH}		3.5		3.8		4.1	ns
t _{LABCARRY}		0.3		0.4		0.5	ns
t _{LABCASC}		0.9		1.1		1.4	ns

Table 97. EPF10K30A External Reference Timing Parameters Note (1)										
Symbol	-1 Spec	d Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{DRR}		11.0		13.0		17.0	ns			
t _{INSU} (2), (3)	2.5		3.1		3.9		ns			
t _{INH} (3)	0.0		0.0		0.0		ns			
t _{оитсо} (3)	2.0	5.4	2.0	6.2	2.0	8.3	ns			

Table 98. EPF10K30A Device External Bidirectional Timing Parameters Note (1)										
Symbol	-1 Spec	-1 Speed Grade		ed Grade	-3 Spee	-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR}	4.2		4.9		6.8		ns			
t _{INHBIDIR}	0.0		0.0		0.0		ns			
t _{OUTCOBIDIR}	2.0	5.4	2.0	6.2	2.0	8.3	ns			
t _{XZBIDIR}		6.2		7.5		9.8	ns			
t _{ZXBIDIR}		6.2		7.5		9.8	ns			