



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 360 |
| Number of Logic Elements/Cells | 2880 |
| Total RAM Bits | 20480 |
| Number of I/O | 189 |
| Number of Gates | 116000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 240-BFQFP Exposed Pad |
| Supplier Device Package | 240-RQFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epf10k50vrc240-4 |

Table 4. FLEX 10K Package Options & I/O Pin Count *Note (1)*

| Device | 84-Pin PLCC | 100-Pin TQFP | 144-Pin TQFP | 208-Pin PQFP RQFP | 240-Pin PQFP RQFP |
|---------------|------------------------|-------------------------|---------------------|----------------------------------|----------------------------------|
| EPF10K10 | 59 | | 102 | 134 | |
| EPF10K10A | | 66 | 102 | 134 | |
| EPF10K20 | | | 102 | 147 | 189 |
| EPF10K30 | | | | 147 | 189 |
| EPF10K30A | | | 102 | 147 | 189 |
| EPF10K40 | | | | 147 | 189 |
| EPF10K50 | | | | | 189 |
| EPF10K50V | | | | | 189 |
| EPF10K70 | | | | | 189 |
| EPF10K100 | | | | | |
| EPF10K100A | | | | | 189 |
| EPF10K130V | | | | | |
| EPF10K250A | | | | | |

Table 5. FLEX 10K Package Options & I/O Pin Count (Continued) *Note (1)*

| Device | 503-Pin PGA | 599-Pin PGA | 256-Pin FineLine BGA | 356-Pin BGA | 484-Pin FineLine BGA | 600-Pin BGA | 403-Pin PGA |
|---------------|------------------------|------------------------|---------------------------------|------------------------|---------------------------------|------------------------|------------------------|
| EPF10K10 | | | | | | | |
| EPF10K10A | | | 150 | | 150 <i>(2)</i> | | |
| EPF10K20 | | | | | | | |
| EPF10K30 | | | | 246 | | | |
| EPF10K30A | | | 191 | 246 | 246 | | |
| EPF10K40 | | | | | | | |
| EPF10K50 | | | | 274 | | | 310 |
| EPF10K50V | | | | 274 | | | |
| EPF10K70 | 358 | | | | | | |
| EPF10K100 | 406 | | | | | | |
| EPF10K100A | | | | 274 | 369 | 406 | |
| EPF10K130V | | 470 | | | | 470 | |
| EPF10K250A | | 470 | | | | 470 | |

LE Operating Modes





The FLEX 10K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode


Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions which use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 9 shows the LE operating modes.

Figure 9. FLEX 10K LE Operating Modes**Normal Mode****Arithmetic Mode****Up/Down Counter Mode****Clearable Counter Mode****Note:**

- (1) Packed registers cannot be used with the cascade chain.

Figure 13. Bidirectional I/O Registers

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices; it provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock enable or eight output enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, an LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chip-wide reset signal will reset all IOE registers, overriding any other control signals.

Tables 8 and 9 list the sources for each peripheral control signal, and the rows that can drive global signals. These tables also show how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals.

Table 8. EPF10K10, EPF10K20, EPF10K30, EPF10K40 & EPF10K50 Peripheral Bus Sources

| Peripheral Control Signal | EPF10K10 EPF10K10A | EPF10K20 | EPF10K30 EPF10K30A | EPF10K40 | EPF10K50 EPF10K50V |
|---------------------------|-----------------------|----------|-----------------------|----------|-----------------------|
| OE0 | Row A | Row A | Row A | Row A | Row A |
| OE1 | Row A | Row B | Row B | Row C | Row B |
| OE2 | Row B | Row C | Row C | Row D | Row D |
| OE3 | Row B | Row D | Row D | Row E | Row F |
| OE4 | Row C | Row E | Row E | Row F | Row H |
| OE5 | Row C | Row F | Row F | Row G | Row J |
| CLKENA0/CLK0/GLOBAL0 | Row A | Row A | Row A | Row B | Row A |
| CLKENA1/OE6/GLOBAL1 | Row A | Row B | Row B | Row C | Row C |
| CLKENA2/CLR0 | Row B | Row C | Row C | Row D | Row E |
| CLKENA3/OE7/GLOBAL2 | Row B | Row D | Row D | Row E | Row G |
| CLKENA4/CLR1 | Row C | Row E | Row E | Row F | Row I |
| CLKENA5/CLK1/GLOBAL3 | Row C | Row F | Row F | Row H | Row J |

Table 9. EPF10K70, EPF10K100, EPF10K130V & EPF10K250A Peripheral Bus Sources

| Peripheral Control Signal | EPF10K70 | EPF10K100 EPF10K100A | EPF10K130V | EPF10K250A |
|---------------------------|----------|-------------------------|------------|------------|
| OE0 | Row A | Row A | Row C | Row E |
| OE1 | Row B | Row C | Row E | Row G |
| OE2 | Row D | Row E | Row G | Row I |
| OE3 | Row I | Row L | Row N | Row P |
| OE4 | Row G | Row I | Row K | Row M |
| OE5 | Row H | Row K | Row M | Row O |
| CLKENA0/CLK0/GLOBAL0 | Row E | Row F | Row H | Row J |
| CLKENA1/OE6/GLOBAL1 | Row C | Row D | Row F | Row H |
| CLKENA2/CLR0 | Row B | Row B | Row D | Row F |
| CLKENA3/OE7/GLOBAL2 | Row F | Row H | Row J | Row L |
| CLKENA4/CLR1 | Row H | Row J | Row L | Row N |
| CLKENA5/CLK1/GLOBAL3 | Row E | Row G | Row I | Row K |

Figure 15. FLEX 10K Column-to-IOE Connections

The values for m and n are provided in Table 11.




Table 11 lists the FLEX 10K column-to-IOE interconnect resources.

Table 11. FLEX 10K Column-to-IOE Interconnect Resources

| Device | Channels per Column (n) | Column Channel per Pin (m) |
|------------|-----------------------------|--------------------------------|
| EPF10K10 | 24 | 16 |
| EPF10K10A | | |
| EPF10K20 | 24 | 16 |
| EPF10K30 | 24 | 16 |
| EPF10K30A | | |
| EPF10K40 | 24 | 16 |
| EPF10K50 | 24 | 16 |
| EPF10K50V | | |
| EPF10K70 | 24 | 16 |
| EPF10K100 | 24 | 16 |
| EPF10K100A | | |
| EPF10K130V | 32 | 24 |
| EPF10K250A | 40 | 32 |

Table 12 describes the FLEX 10K device supply voltages and MultiVolt I/O support levels.

| Table 12. Supply Voltages & MultiVolt I/O Support Levels | | | | |
|---|---------------------------|-------------------------|---|---------------|
| Devices | Supply Voltage (V) | | MultiVolt I/O Support Levels (V) | |
| | V_{CCINT} | V_{CCIO} | Input | Output |
| FLEX 10K (1) | 5.0 | 5.0 | 3.3 or 5.0 | 5.0 |
| | 5.0 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 |
| EPF10K50V (1) | 3.3 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 |
| EPF10K130V | 3.3 | 3.3 | 3.3 or 5.0 | 3.3 or 5.0 |
| FLEX 10KA (1) | 3.3 | 3.3 | 2.5, 3.3, or 5.0 | 3.3 or 5.0 |
| | 3.3 | 2.5 | 2.5, 3.3, or 5.0 | 2.5 |

Note

(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate V_{CCIO} pins.

Power Sequencing & Hot-Socketing

Because FLEX 10K devices can be used in a multi-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The V_{CCIO} and V_{CCINT} power supplies can be powered in any order.

Signals can be driven into FLEX 10KA devices before and during power up without damaging the device. Additionally, FLEX 10KA devices do not drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 10K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be configured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware that uses the Jam™ programming and test language. JTAG BST can be performed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13.

Table 18. FLEX 10K 5.0-V Device Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------|---|--------------------|-------------|-------------------|-------------|
| V_{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 4.75 (4.50) | 5.25 (5.50) | V |
| V_{CCIO} | Supply voltage for output buffers, 5.0-V operation | (3), (4) | 4.75 (4.50) | 5.25 (5.50) | V |
| | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| V_I | Input voltage | | -0.5 | $V_{CCINT} + 0.5$ | V |
| V_O | Output voltage | | 0 | V_{CCIO} | V |
| T_A | Ambient temperature | For commercial use | 0 | 70 | °C |
| | | For industrial use | -40 | 85 | °C |
| T_J | Operating temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | °C |
| t_R | Input rise time | | | 40 | ns |
| t_F | Input fall time | | | 40 | ns |

Tables 39 through 47 show EPF10K10 and EPF10K20 device internal and external timing parameters.

Table 39. EPF10K10 & EPF10K20 Device LE Timing Microparameters Note (1)

| Symbol | -3 Speed Grade | | -4 Speed Grade | | Unit |
|--------------|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | |
| t_{LUT} | | 1.4 | | 1.7 | ns |
| t_{CLUT} | | 0.6 | | 0.7 | ns |
| t_{RLUT} | | 1.5 | | 1.9 | ns |
| t_{PACKED} | | 0.6 | | 0.9 | ns |
| t_{EN} | | 1.0 | | 1.2 | ns |
| t_{CICO} | | 0.2 | | 0.3 | ns |
| t_{CGEN} | | 0.9 | | 1.2 | ns |
| t_{CGENR} | | 0.9 | | 1.2 | ns |
| t_{CASC} | | 0.8 | | 0.9 | ns |
| t_c | | 1.3 | | 1.5 | ns |
| t_{CO} | | 0.9 | | 1.1 | ns |
| t_{COMB} | | 0.5 | | 0.6 | ns |
| t_{SU} | 1.3 | | 2.5 | | ns |
| t_h | 1.4 | | 1.6 | | ns |
| t_{PRE} | | 1.0 | | 1.2 | ns |
| t_{CLR} | | 1.0 | | 1.2 | ns |
| t_{CH} | 4.0 | | 4.0 | | ns |
| t_{CL} | 4.0 | | 4.0 | | ns |

Table 41. EPF10K10 & EPF10K20 Device EAB Internal Microparameters *Note (1)*

| Symbol | -3 Speed Grade | | -4 Speed Grade | | Unit |
|----------------|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | |
| $t_{EABDATA1}$ | | 1.5 | | 1.9 | ns |
| $t_{EABDATA2}$ | | 4.8 | | 6.0 | ns |
| t_{EABWE1} | | 1.0 | | 1.2 | ns |
| t_{EABWE2} | | 5.0 | | 6.2 | ns |
| t_{EABCLK} | | 1.0 | | 2.2 | ns |
| t_{EABCO} | | 0.5 | | 0.6 | ns |
| $t_{EABYPASS}$ | | 1.5 | | 1.9 | ns |
| t_{EABSU} | 1.5 | | 1.8 | | ns |
| t_{EABH} | 2.0 | | 2.5 | | ns |
| t_{AA} | | 8.7 | | 10.7 | ns |
| t_{WP} | 5.8 | | 7.2 | | ns |
| t_{WDSU} | 1.6 | | 2.0 | | ns |
| t_{WDH} | 0.3 | | 0.4 | | ns |
| t_{WASU} | 0.5 | | 0.6 | | ns |
| t_{WAH} | 1.0 | | 1.2 | | ns |
| t_{WO} | | 5.0 | | 6.2 | ns |
| t_{DD} | | 5.0 | | 6.2 | ns |
| t_{EABOUT} | | 0.5 | | 0.6 | ns |
| t_{EABCH} | 4.0 | | 4.0 | | ns |
| t_{EABCL} | 5.8 | | 7.2 | | ns |

Table 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)

| Symbol | -2 Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{DIN2IOE}$ | | 6.6 | | 7.3 | | 8.8 | ns |
| t_{DIN2LE} | | 4.2 | | 4.8 | | 6.0 | ns |
| $t_{DIN2DATA}$ | | 6.5 | | 7.1 | | 10.8 | ns |
| $t_{DCLK2IOE}$ | | 5.5 | | 6.2 | | 7.7 | ns |
| $t_{DCLK2LE}$ | | 4.2 | | 4.8 | | 6.0 | ns |
| $t_{SAMELAB}$ | | 0.4 | | 0.4 | | 0.5 | ns |
| $t_{SAMEROW}$ | | 4.8 | | 4.9 | | 5.5 | ns |
| $t_{SAMECOLUMN}$ | | 3.3 | | 3.4 | | 3.7 | ns |
| $t_{DIFFROW}$ | | 8.1 | | 8.3 | | 9.2 | ns |
| $t_{TWOROWS}$ | | 12.9 | | 13.2 | | 14.7 | ns |
| $t_{LEPERIPH}$ | | 5.5 | | 5.7 | | 6.5 | ns |
| $t_{LABCARRY}$ | | 0.8 | | 0.9 | | 1.1 | ns |
| $t_{LABCASC}$ | | 2.7 | | 3.0 | | 3.2 | ns |

Table 62. EPF10K70 Device External Timing Parameters Note (1)

| Symbol | -2 Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|---------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{DRR} | | 17.2 | | 19.1 | | 24.2 | ns |
| t_{INSU} (2), (3) | 6.6 | | 7.3 | | 8.0 | | ns |
| t_{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{OUTCO} (3) | 2.0 | 9.9 | 2.0 | 11.1 | 2.0 | 14.3 | ns |

Table 63. EPF10K70 Device External Bidirectional Timing Parameters Note (1)

| Symbol | -2 Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{INSUBIDIR}$ | 7.4 | | 8.1 | | 10.4 | | ns |
| $t_{INHBIDIR}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{OUTCOBIDIR}$ | 2.0 | 9.9 | 2.0 | 11.1 | 2.0 | 14.3 | ns |
| $t_{XZBIDIR}$ | | 13.7 | | 15.4 | | 18.5 | ns |
| $t_{ZXBIDIR}$ | | 13.7 | | 15.4 | | 18.5 | ns |

Table 67. EPF10K100 Device EAB Internal Timing Macroparameters *Note (1)*

| Symbol | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|------------------|------------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{EABA A}$ | | 13.7 | | 13.7 | | 17.0 | ns |
| $t_{EABRCCOMB}$ | 13.7 | | 13.7 | | 17.0 | | ns |
| $t_{EABRCREG}$ | 9.7 | | 9.7 | | 11.9 | | ns |
| t_{EABWP} | 5.8 | | 5.8 | | 7.2 | | ns |
| $t_{EABWCCOMB}$ | 7.3 | | 7.3 | | 9.0 | | ns |
| $t_{EABWCREG}$ | 13.0 | | 13.0 | | 16.0 | | ns |
| t_{EABDD} | | 10.0 | | 10.0 | | 12.5 | ns |
| $t_{EABDATA CO}$ | | 2.0 | | 2.0 | | 3.4 | ns |
| $t_{EABDATASU}$ | 5.3 | | 5.3 | | 5.6 | | ns |
| $t_{EABDATAH}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWESU}$ | 5.5 | | 5.5 | | 5.8 | | ns |
| t_{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWDSU}$ | 5.5 | | 5.5 | | 5.8 | | ns |
| t_{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWASU}$ | 2.1 | | 2.1 | | 2.7 | | ns |
| t_{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{EABWO} | | 9.5 | | 9.5 | | 11.8 | ns |

Table 69. EPF10K100 Device External Timing Parameters *Note (1)*

| Symbol | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|---------------------------------|------------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 19.1 | | 19.1 | | 24.2 | ns |
| t _{INSU} (2), (3), (4) | 7.8 | | 7.8 | | 8.5 | | ns |
| t _{OUTCO} (3), (4) | 2.0 | 11.1 | 2.0 | 11.1 | 2.0 | 14.3 | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSU} (2), (3), (5) | 6.2 | | — | | — | | ns |
| t _{OUTCO} (3), (5) | 2.0 | 6.7 | — | | — | | ns |

Table 70. EPF10K100 Device External Bidirectional Timing Parameters *Note (1)*

| Symbol | -3DX Speed Grade | | -3 Speed Grade | | -4 Speed Grade | | Unit |
|-----------------------------|------------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBDIR} (4) | 8.1 | | 8.1 | | 10.4 | | ns |
| t _{INHBIDIR} (4) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{OUTCOBIDIR} (4) | 2.0 | 11.1 | 2.0 | 11.1 | 2.0 | 14.3 | ns |
| t _{XZBIDIR} (4) | | 15.3 | | 15.3 | | 18.4 | ns |
| t _{ZXBIDIR} (4) | | 15.3 | | 15.3 | | 18.4 | ns |
| t _{INSUBDIR} (5) | 9.1 | | — | | — | | ns |
| t _{INHBIDIR} (5) | 0.0 | | — | | — | | ns |
| t _{OUTCOBIDIR} (5) | 2.0 | 7.2 | — | — | — | — | ns |
| t _{XZBIDIR} (5) | | 14.3 | | — | | — | ns |
| t _{ZXBIDIR} (5) | | 14.3 | | — | | — | ns |

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.
- (4) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (5) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Notes to tables:

- (1) All timing parameters are described in Tables 32 through 38 in this data sheet.
- (2) Using an LE to register the signal may provide a lower setup time.
- (3) This parameter is specified by characterization.

Tables 85 through 91 show EPF10K10A device internal and external timing parameters.

Table 85. EPF10K10A Device LE Timing Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{LUT} | | 0.9 | | 1.2 | | 1.6 | ns |
| t_{CLUT} | | 1.2 | | 1.4 | | 1.9 | ns |
| t_{RLUT} | | 1.9 | | 2.3 | | 3.0 | ns |
| t_{PACKED} | | 0.6 | | 0.7 | | 0.9 | ns |
| t_{EN} | | 0.5 | | 0.6 | | 0.8 | ns |
| t_{CICO} | | 02 | | 0.3 | | 0.4 | ns |
| t_{CGEN} | | 0.7 | | 0.9 | | 1.1 | ns |
| t_{CGENR} | | 0.7 | | 0.9 | | 1.1 | ns |
| t_{CASC} | | 1.0 | | 1.2 | | 1.7 | ns |
| t_c | | 1.2 | | 1.4 | | 1.9 | ns |
| t_{CO} | | 0.5 | | 0.6 | | 0.8 | ns |
| t_{COMB} | | 0.5 | | 0.6 | | 0.8 | ns |
| t_{SU} | 1.1 | | 1.3 | | 1.7 | | ns |
| t_H | 0.6 | | 0.7 | | 0.9 | | ns |
| t_{PRE} | | 0.5 | | 0.6 | | 0.9 | ns |
| t_{CLR} | | 0.5 | | 0.6 | | 0.9 | ns |
| t_{CH} | 3.0 | | 3.5 | | 4.0 | | ns |
| t_{CL} | 3.0 | | 3.5 | | 4.0 | | ns |

Table 86. EPF10K10A Device IOE Timing Microparameters *Note (1) (Part 1 of 2)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| | | 1.3 | | 1.5 | | 2.0 | ns |
| t_{IOC} | | 0.2 | | 0.3 | | 0.3 | ns |
| t_{OCO} | | 0.2 | | 0.3 | | 0.4 | ns |
| t_{OCOMB} | | 0.6 | | 0.7 | | 0.9 | ns |
| t_{OSU} | 0.8 | | 1.0 | | 1.3 | | ns |

Table 87. EPF10K10A Device EAB Internal Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{EABDATA1}$ | | 3.3 | | 3.9 | | 5.2 | ns |
| $t_{EABDATA2}$ | | 1.0 | | 1.3 | | 1.7 | ns |
| t_{EABWE1} | | 2.6 | | 3.1 | | 4.1 | ns |
| t_{EABWE2} | | 2.7 | | 3.2 | | 4.3 | ns |
| t_{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t_{EABCO} | | 1.2 | | 1.4 | | 1.8 | ns |
| $t_{EABBYPASS}$ | | 0.1 | | 0.2 | | 0.2 | ns |
| t_{EABSU} | 1.4 | | 1.7 | | 2.2 | | ns |
| t_{EABH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t_{AA} | | 4.5 | | 5.4 | | 7.3 | ns |
| t_{WP} | 2.0 | | 2.4 | | 3.2 | | ns |
| t_{WDSU} | 0.7 | | 0.8 | | 1.1 | | ns |
| t_{WDH} | 0.5 | | 0.6 | | 0.7 | | ns |
| t_{WASU} | 0.6 | | 0.7 | | 0.9 | | ns |
| t_{WAH} | 0.9 | | 1.1 | | 1.5 | | ns |
| t_{WO} | | 3.3 | | 3.9 | | 5.2 | ns |
| t_{DD} | | 3.3 | | 3.9 | | 5.2 | ns |
| t_{EABOUT} | | 0.1 | | 0.1 | | 0.2 | ns |
| t_{EABCH} | 3.0 | | 3.5 | | 4.0 | | ns |
| t_{EABCL} | 3.03 | | 3.5 | | 4.0 | | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Note (1) |
|------------------|-----------------------|------------|-----------------------|------------|-----------------------|------------|-----------------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{EABA A}$ | | 8.1 | | 9.8 | | 13.1 | ns |
| $t_{EABRC COMB}$ | 8.1 | | 9.8 | | 13.1 | | ns |
| $t_{EABRC REG}$ | 5.8 | | 6.9 | | 9.3 | | ns |
| t_{EABWP} | 2.0 | | 2.4 | | 3.2 | | ns |
| $t_{EABWC COMB}$ | 3.5 | | 4.2 | | 5.6 | | ns |
| $t_{EABWC REG}$ | 9.4 | | 11.2 | | 14.8 | | ns |
| t_{EABDD} | | 6.9 | | 8.3 | | 11.0 | ns |
| $t_{EABDATA CO}$ | | 1.3 | | 1.5 | | 2.0 | ns |
| $t_{EABDATA SU}$ | 2.4 | | 3.0 | | 3.9 | | ns |
| $t_{EABDATA AH}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWESU}$ | 4.1 | | 4.9 | | 6.5 | | ns |
| t_{EABWEH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWDSU}$ | 1.4 | | 1.6 | | 2.2 | | ns |
| t_{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{EABWASU}$ | 2.5 | | 3.0 | | 4.1 | | ns |
| t_{EABWAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{EABWO} | | 6.2 | | 7.5 | | 9.9 | ns |

Table 96. EPF10K30A Device Interconnect Timing Microparameters Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{DIN2IOE}$ | | 3.9 | | 4.4 | | 5.1 | ns |
| t_{DIN2LE} | | 1.2 | | 1.5 | | 1.9 | ns |
| $t_{DIN2DATA}$ | | 3.2 | | 3.6 | | 4.5 | ns |
| $t_{DCLK2IOE}$ | | 3.0 | | 3.5 | | 4.6 | ns |
| $t_{DCLK2LE}$ | | 1.2 | | 1.5 | | 1.9 | ns |
| $t_{SAMELAB}$ | | 0.1 | | 0.1 | | 0.2 | ns |
| $t_{SAMEROW}$ | | 2.3 | | 2.4 | | 2.7 | ns |
| $t_{SAMECOLUMN}$ | | 1.3 | | 1.4 | | 1.9 | ns |
| $t_{DIFFROW}$ | | 3.6 | | 3.8 | | 4.6 | ns |
| $t_{TWOROWS}$ | | 5.9 | | 6.2 | | 7.3 | ns |
| $t_{LEPERIPH}$ | | 3.5 | | 3.8 | | 4.1 | ns |
| $t_{LABCARRY}$ | | 0.3 | | 0.4 | | 0.5 | ns |
| $t_{LABCASC}$ | | 0.9 | | 1.1 | | 1.4 | ns |

Table 97. EPF10K30A External Reference Timing Parameters Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|---------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{DRR} | | 11.0 | | 13.0 | | 17.0 | ns |
| t_{INSU} (2), (3) | 2.5 | | 3.1 | | 3.9 | | ns |
| t_{INH} (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{OUTCO} (3) | 2.0 | 5.4 | 2.0 | 6.2 | 2.0 | 8.3 | ns |

Table 98. EPF10K30A Device External Bidirectional Timing Parameters Note (1)

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{INSUBIDIR}$ | 4.2 | | 4.9 | | 6.8 | | ns |
| $t_{INHBIDIR}$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{OUTCOBIDIR}$ | 2.0 | 5.4 | 2.0 | 6.2 | 2.0 | 8.3 | ns |
| $t_{XZBIDIR}$ | | 6.2 | | 7.5 | | 9.8 | ns |
| $t_{ZXBIDIR}$ | | 6.2 | | 7.5 | | 9.8 | ns |

Table 101. EPF10K100A Device EAB Internal Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{EABDATA1}$ | | 1.8 | | 2.1 | | 2.4 | ns |
| $t_{EABDATA2}$ | | 3.2 | | 3.7 | | 4.4 | ns |
| t_{EABWE1} | | 0.8 | | 0.9 | | 1.1 | ns |
| t_{EABWE2} | | 2.3 | | 2.7 | | 3.1 | ns |
| t_{EABCLK} | | 0.8 | | 0.9 | | 1.1 | ns |
| t_{EABCO} | | 1.0 | | 1.1 | | 1.4 | ns |
| $t_{EABBYPASS}$ | | 0.3 | | 0.3 | | 0.4 | ns |
| t_{EABSU} | 1.3 | | 1.5 | | 1.8 | | ns |
| t_{EABH} | 0.4 | | 0.5 | | 0.5 | | ns |
| t_{AA} | | 4.1 | | 4.8 | | 5.6 | ns |
| t_{WP} | 3.2 | | 3.7 | | 4.4 | | ns |
| t_{WDSU} | 2.4 | | 2.8 | | 3.3 | | ns |
| t_{WDH} | 0.2 | | 0.2 | | 0.3 | | ns |
| t_{WASU} | 0.2 | | 0.2 | | 0.3 | | ns |
| t_{WAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{WO} | | 3.4 | | 3.9 | | 4.6 | ns |
| t_{DD} | | 3.4 | | 3.9 | | 4.6 | ns |
| t_{EABOUT} | | 0.3 | | 0.3 | | 0.4 | ns |
| t_{EABCH} | 2.5 | | 3.5 | | 4.0 | | ns |
| t_{EABCL} | 3.2 | | 3.7 | | 4.4 | | ns |

Table 107. EPF10K250A Device IOE Timing Microparameters *Note (1)*

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------|----------------|-----|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{IOD} | | 1.2 | | 1.3 | | 1.6 | ns |
| t_{IOC} | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{IOCO} | | 0.8 | | 0.9 | | 1.1 | ns |
| t_{IOCOMB} | | 0.7 | | 0.7 | | 0.8 | ns |
| t_{IOSU} | 2.7 | | 3.1 | | 3.6 | | ns |
| t_{IOH} | 0.2 | | 0.3 | | 0.3 | | ns |
| t_{IOCLR} | | 1.2 | | 1.3 | | 1.6 | ns |
| t_{OD1} | | 3.2 | | 3.6 | | 4.2 | ns |
| t_{OD2} | | 5.9 | | 6.7 | | 7.8 | ns |
| t_{OD3} | | 8.7 | | 9.8 | | 11.5 | ns |
| t_{xz} | | 3.8 | | 4.3 | | 5.0 | ns |
| t_{zx1} | | 3.8 | | 4.3 | | 5.0 | ns |
| t_{zx2} | | 6.5 | | 7.4 | | 8.6 | ns |
| t_{zx3} | | 9.3 | | 10.5 | | 12.3 | ns |
| t_{INREG} | | 8.2 | | 9.3 | | 10.9 | ns |
| t_{IOFD} | | 9.0 | | 10.2 | | 12.0 | ns |
| t_{INCOMB} | | 9.0 | | 10.2 | | 12.0 | ns |