E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|--|
| Core Processor | ARM7® |
| Core Size | 16/32-Bit |
| Speed | 60MHz |
| Connectivity | I ² C, Microwire, SPI, SSI, SSP, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 47 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 16x10b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2134fbd64-01-11 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- One (LPC2131/32) or two (LPC2134/36/38) 8-channel 10-bit ADCs provide a total of up to 16 analog inputs, with conversion times as low as 2.44 µs per channel.
- Single 10-bit DAC provides variable analog output (LPC2132/34/36/38).
- Two 32-bit timers/external event counters (with four capture and four compare channels each), PWM unit (six outputs) and watchdog.
- Low power Real-time clock with independent power and dedicated 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I²C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored interrupt controller with configurable priorities and vector addresses.
- Up to forty-seven 5 V tolerant general purpose I/O pins in tiny LQFP64 or HVQFN package.
- Up to nine edge or level sensitive external interrupt pins available.
- 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 μs.
- On-chip integrated oscillator operates with external crystal in range of 1 MHz to 30 MHz and with external oscillator up to 50 MHz.
- Power saving modes include Idle and Power-down.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling down for additional power optimization.
- Processor wake-up from Power-down mode via external interrupt or BOD.
- Single power supply chip with POR and BOD circuits:
 - CPU operating voltage range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/O pads.

3. Ordering information

Table 1.Ordering information

| Type number | Package | | | | | | |
|-----------------|---------|--|----------|--|--|--|--|
| | Name | Description | Version | | | | |
| LPC2131FBD64/01 | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm | SOT314-2 | | | | |
| LPC2132FBD64/01 | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm | SOT314-2 | | | | |
| LPC2132FHN64/01 | HVQFN64 | plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body $9 \times 9 \times 0.85$ mm | SOT804-2 | | | | |
| LPC2134FBD64/01 | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm | SOT314-2 | | | | |
| LPC2136FBD64/01 | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm | SOT314-2 | | | | |
| LPC2138FBD64/01 | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm | SOT314-2 | | | | |
| LPC2138FHN64/01 | HVQFN64 | plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body $9 \times 9 \times 0.85$ mm | SOT804-2 | | | | |

LPC2131_32_34_36_38

Single-chip 16/32-bit microcontrollers

3.1 Ordering options

Table 2. Ordering options

| Type number | Flash memory | RAM | ADC | DAC | Enhanced UARTs, ADC, Fast I/Os, and BOD | Temperature range |
|-----------------|-----------------|-------|-----|-----|---|----------------------|
| LPC2131FBD64/01 | 32 kB | 8 kB | 1 | - | yes | –40 °C to +85 °C |
| LPC2132FBD64/01 | 64 kB | 16 kB | 1 | 1 | yes | –40 °C to +85 °C |
| LPC2132FHN64/01 | 64 kB | 16 kB | 1 | 1 | yes | –40 °C to +85 °C |
| LPC2134FBD64/01 | 128 kB | 16 kB | 2 | 1 | yes | –40 °C to +85 °C |
| LPC2136FBD64/01 | 256 kB | 32 kB | 2 | 1 | yes | –40 °C to +85 °C |
| LPC2138FBD64/01 | 512 kB | 32 kB | 2 | 1 | yes | –40 °C to +85 °C |
| LPC2138FHN64/01 | 512 kB | 32 kB | 2 | 1 | yes | –40 °C to +85 °C |

Single-chip 16/32-bit microcontrollers

5. Pinning information

5.1 Pinning



5.2 Pin description

| Table 3. F | Pin descript | ion | | | | |
|---------------------------|--------------------------|------|---|--|--|--|
| Symbol | Pin | Туре | Description | | | |
| P0.0 to P0.31 | | I/O | Port 0: Port 0 is a 32-bit I/O port with individual direction controls for each bit. Total of 31 pins of the Port 0 can be used as a general purpose bidirectional digital I/Os while P0.31 is output only pin. The operation of port 0 pins depends upon the pin function selected via the pin connect block. | | | |
| | | | Pin P0.24 is not available. | | | |
| P0.0/TXD0/ | 19 <u>[1]</u> | 0 | TXD0 — Transmitter output for UART0. | | | |
| PWM1 | | 0 | PWM1 — Pulse Width Modulator output 1. | | | |
| P0.1/RXD0/ | 21 ^[2] | 1 | RXD0 — Receiver input for UART0. | | | |
| PWM3/EINT | 0 | 0 | PWM3 — Pulse Width Modulator output 3. | | | |
| | | I | EINT0 — External interrupt 0 input. | | | |
| P0.2/SCL0/ | <u>22^[3]</u> | I/O | SCL0 — I^2C0 clock input/output. Open drain output (for I^2C -bus compliance). | | | |
| CAP0.0 | | I | CAP0.0 — Capture input for Timer 0, channel 0. | | | |
| P0.3/SDA0/ | 26 <u>[3]</u> | I/O | SDA0 — I ² C0 data input/output. Open drain output (for I ² C-bus compliance). | | | |
| MAT0.0/EIN | T1 | 0 | MAT0.0 — Match output for Timer 0, channel 0. | | | |
| | | I | EINT1 — External interrupt 1 input. | | | |
| P0.4/SCK0/ | 27 <u>^[4]</u> | I/O | SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave. | | | |
| CAP0.1/AD0.6 | 0.6 | I | CAP0.1 — Capture input for Timer 0, channel 1. | | | |
| | | I | AD0.6 — ADC 0, input 6. This analog input is always connected to its pin. | | | |
| P0.5/MISO0/ MAT0.1/AD0 | / 29 <u>[4]</u>).7 | I/O | MISO0 — Master In Slave V_{DD} = 3.6 V for SPI0. Data input to SPI master or data output from SPI slave. | | | |
| | | 0 | MAT0.1 — Match output for Timer 0, channel 1. | | | |
| | | I | AD0.7 — ADC 0, input 7. This analog input is always connected to its pin. | | | |
| P0.6/MOSI0/ CAP0.2/AD1 | / 30 <u>[4]</u> .0 | I/O | MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave. | | | |
| | | I | CAP0.2 — Capture input for Timer 0, channel 2. | | | |
| | | Ι | AD1.0 — ADC 1, input 0. This analog input is always connected to its pin. Available in LPC2134/36/38 only. | | | |
| P0.7/SSEL0/ | / 31[2] | I | SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave. | | | |
| PWM2/EINT | 2 | 0 | PWM2 — Pulse Width Modulator output 2. | | | |
| | | I | EINT2 — External interrupt 2 input. | | | |
| P0.8/TXD1/ | 33 <u>[4]</u> | 0 | TXD1 — Transmitter output for UART1. | | | |
| PWM4/AD1. | 1 | 0 | PWM4 — Pulse Width Modulator output 4. | | | |
| | | Ι | AD1.1 — ADC 1, input 1. This analog input is always connected to its pin. Available in LPC2134/36/38 only. | | | |
| P0.9/RXD1/ | 34 <u>[2]</u> | I | RXD1 — Receiver input for UART1. | | | |
| PWM6/EINT | 3 | 0 | PWM6 — Pulse Width Modulator output 6. | | | |
| | | I | EINT3 — External interrupt 3 input. | | | |
| P0.10/RTS1/ | / 35[4] | 0 | RTS1 — Request to Send output for UART1. Available in LPC2134/36/38. | | | |
| CAP1.0/AD1 | .2 | Ι | CAP1.0 — Capture input for Timer 1, channel 0. | | | |
| | | I | AD1.2 — ADC 1, input 2. This analog input is always connected to its pin. Available in LPC2134/36/38 only. | | | |

Single-chip 16/32-bit microcontrollers

| Table 3. Pin | descriptio | ncontii | nued |
|-------------------------------|--------------------------|---------|---|
| Symbol | Pin | Туре | Description |
| P0.11/CTS1/ | 37 <u>[3]</u> | I | CTS1 — Clear to Send input for UART1. Available in LPC2134/36/38. |
| CAP1.1/SCL1 | | I | CAP1.1 — Capture input for Timer 1, channel 1. |
| | | I/O | SCL1 — I ² C1 clock input/output. Open drain output (for I ² C-bus compliance) |
| P0.12/DSR1/ | 38 <u>[4]</u> | I | DSR1 — Data Set Ready input for UART1. Available in LPC2134/36/38. |
| MAT1.0/AD1.3 | | 0 | MAT1.0 — Match output for Timer 1, channel 0. |
| | | I | AD1.3 — ADC 1, input 3. This analog input is always connected to its pin. Available in LPC2134/36/38 only. |
| P0.13/DTR1/ | 39 <u>[4]</u> | 0 | DTR1 — Data Terminal Ready output for UART1. Available in LPC2134/36/38. |
| MAT1.1/AD1.4 | | 0 | MAT1.1 — Match output for Timer 1, channel 1. |
| | | Ι | AD1.4 — ADC 1, input 4. This analog input is always connected to its pin. Available in LPC2134/36/38 only. |
| P0.14/DCD1/ | 41 <u>[3]</u> | I | DCD1 — Data Carrier Detect input for UART1. Available in LPC2134/36/38. |
| EINT1/SDA1 | | I | EINT1 — External interrupt 1 input. |
| | | I/O | SDA1 — I ² C1 data input/output. Open drain output (for I ² C-bus compliance). |
| P0.15/RI1/ | 45 <u>^[4]</u> | I | RI1 — Ring Indicator input for UART1. Available in LPC2134/36/38. |
| EINT2/AD1.5 | | I | EINT2 — External interrupt 2 input. |
| | | I | AD1.5 — ADC 1, input 5. This analog input is always connected to its pin. Available in LPC2134/36/38 only. |
| P0.16/EINT0/ | 46 <u>[2]</u> | I | EINT0 — External interrupt 0 input. |
| MAT0.2/CAP0.2 | | 0 | MAT0.2 — Match output for Timer 0, channel 2. |
| | | I | CAP0.2 — Capture input for Timer 0, channel 2. |
| P0.17/CAP1.2/ | 47 <u>[1]</u> | I | CAP1.2 — Capture input for Timer 1, channel 2. |
| SCK1/MAT1.2 | | I/O | SCK1 — Serial Clock for SSP. Clock output from master or input to slave. |
| | | 0 | MAT1.2 — Match output for Timer 1, channel 2. |
| P0.18/CAP1.3/ | 53 <u>[1]</u> | I | CAP1.3 — Capture input for Timer 1, channel 3. |
| MISO1/MAT1.3 | | I/O | MISO1 — Master In Slave Out for SSP. Data input to SPI master or data output from SSP slave. |
| | | 0 | MAT1.3 — Match output for Timer 1, channel 3. |
| P0.19/MAT1.2/ | 54 <u>[1]</u> | 0 | MAT1.2 — Match output for Timer 1, channel 2. |
| MOSI1/CAP1.2 | | I/O | MOSI1 — Master Out Slave In for SSP. Data output from SSP master or data input to SSP slave. |
| | | I | CAP1.2 — Capture input for Timer 1, channel 2. |
| P0.20/MAT1.3/ | 55 <u>[2]</u> | 0 | MAT1.3 — Match output for Timer 1, channel 3. |
| SSEL1/EINT3 | | I | SSEL1 — Slave Select for SSP. Selects the SSP interface as a slave. |
| | | I | EINT3 — External interrupt 3 input. |
| P0.21/PWM5/ | 1 <u>[4]</u> | 0 | PWM5 — Pulse Width Modulator output 5. |
| AD1.6/CAP1.3 | | Ι | AD1.6 — ADC 1, input 6. This analog input is always connected to its pin. Available in LPC2134/36/38 only. |
| | | I | CAP1.3 — Capture input for Timer 1, channel 3. |
| P0.22/AD1.7/ CAP0.0/MAT0.0 | 2 <u>[4]</u> | I | AD1.7 — ADC 1, input 7. This analog input is always connected to its pin. Available in LPC2134/36/38 only. |
| | | I | CAP0.0 — Capture input for Timer 0, channel 0. |
| | | 0 | MAT0.0 — Match output for Timer 0, channel 0. |
| LPC2131_32_34_36_38 | | | All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. |
| Product data she | et | | Rev. 5.1 — 29 July 2011 10 of 45 |

Single-chip 16/32-bit microcontrollers

| SymbolPinTypeDescriptionP1.26/RTCK24 [2]I/ORTCK — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up. LOW on RTCK while RESET is LOW enables pins P1.31:26 to operate as Debug port after reset.P1.27/TDO64 [2]OTDO — Test Data out for JTAG interface.P1.28/TDI60 [2]ITDI — Test Data in for JTAG interface.P1.29/TCK56 [2]ITCK — Test Clock for JTAG interface.P1.30/TMS52 [2]ITMS — Test Mode Select for JTAG interface.P1.31/TRST20 [2]ITRST — Test Reset for JTAG interface.P1.31/TRST20 [2]ITRST — Test Reset for JTAG interface.RESET57 [2]IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162 [8]IInput to the oscillator circuit and internal clock generator circuits.XTAL261 [8]OOutput from the RTC oscillator circuit.RTCX131 Input to the RTC oscillator circuit.Vss6, 18, 1Ground: 0 V reference.Vob23, 43, 13.3 V power supply: This is the power supply voltage for the core and I/O ports.VDD23, 43, 13.3 V power supply: This should nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63I | Table 3. Pin | descriptic | onconti | inued |
|---|------------------|--------------------------|---------|--|
| P1.26/RTCK24 [2]I/ORTCK — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up. LOW on RTCK while RESET is LOW enables pins P1.31:26 to operate as Debug port after reset.P1.27/TDO64 [2]OTDO — Test Data out for JTAG interface.P1.28/TDI60 [2]ITDI — Test Data in for JTAG interface.P1.28/TDI60 [2]ITCK — Test Clock for JTAG interface.P1.29/TCK56 [2]ITCK — Test Clock for JTAG interface.P1.30/TRST20 [2]ITRST — Test Reset for JTAG interface.P1.31/TRST20 [2]ITRST — Test Reset for JTAG interface.RESET57 [2]IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162 [2]IInput to the oscillator circuit and internal clock generator circuits.XTAL261 [2]OOutput from the oscillator circuit.VSS6, 18, 1Input to the RTC oscillator circuit.Vss6, 18, 1Ground: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.VpDA7IAnalog 3.3 V power supply: This is the power supply voltage for the core and I/O ports.VpDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but shoul | Symbol | Pin | Туре | Description |
| P1.27/TDO64년OTDO — Test Data out for JTAG interface.P1.28/TDI60년ITDI — Test Data in for JTAG interface.P1.29/TCK56년ITCK — Test Clock for JTAG interface.P1.30/TMS52년ITMS — Test Mode Select for JTAG interface.P1.31/TRST20년ITRST — Test Reset for JTAG interface.RESET57년IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162년IInput to the oscillator circuit and internal clock generator circuits.XTAL261년OOutput from the oscillator circuit.RTCX13년IInput to the RTC oscillator circuit.Vss6,18,IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as Vss, but should be isolated to minimize noise and error.VpDA51IAnalog 3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDA63IADC reference: This should be nominally the same voltage as Vpb but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.26/RTCK | 24 <u>^[6]</u> | I/O | RTCK — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up. LOW on RTCK while RESET is LOW enables pins P1.31:26 to operate as Debug port after reset. |
| P1.28/TDI60년ITDI — Test Data in for JTAG interface.P1.29/TCK56년ITCK — Test Clock for JTAG interface.P1.30/TMS52년ITMS — Test Mode Select for JTAG interface.P1.31/TRST20년ITRST — Test Reset for JTAG interface.RESET57년IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162년IInput to the oscillator circuit and internal clock generator circuits.XTAL261년OOutput from the oscillator amplifier.RTCX13년IInput to the RTC oscillator circuit.VSSA618.IGround: 0 V reference.VDD23, 43.I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VRF63IADC reference: This should be nominally the same voltage as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.27/TDO | 64 <u>^[6]</u> | 0 | TDO — Test Data out for JTAG interface. |
| P1.29/TCK56 ^[6] ITCK — Test Clock for JTAG interface.P1.30/TMS52 ^[6] ITMS — Test Mode Select for JTAG interface.P1.31/TRST20 ^[6] ITRST — Test Reset for JTAG interface.RESET57 ^[7] IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162 ^[8] IInput to the oscillator circuit and internal clock generator circuits.XTAL261 ^[8] OOutput from the oscillator circuit.RTCX13 ^[9] IInput to the RTC oscillator circuit.RTCX25 ^[9] OOutput from the RTC oscillator circuit.Vss6, 18.IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.VDDA7IAnalog 3.3 V power supply: This is the power supply voltage for the core and I/O ports.VREF63IADC reference: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.28/TDI | 60 <u>[6]</u> | I | TDI — Test Data in for JTAG interface. |
| P1.30/TMS52[6]ITMS — Test Mode Select for JTAG interface.P1.31/TRST20[6]ITRST — Test Reset for JTAG interface.RESET57[7]IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162[8]IInput to the oscillator circuit and internal clock generator circuits.XTAL261[8]OOutput from the oscillator amplifier.RTCX13[9]IInput to the RTC oscillator circuit.RTCX25[9]OOutput from the RTC oscillator circuit.Vss6, 18, I 25, 42, 50Ground: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.VDD23, 43, I 513.3 V power supply: This is the power supply voltage for the core and I/O ports.VDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IRTC reference: This should be nominally the same voltage as reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.29/TCK | 56 <u>[6]</u> | I | TCK — Test Clock for JTAG interface. |
| P1.31/TRST20 IITRST — Test Reset for JTAG interface.RESET57 IIIExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162 IIIIInput to the oscillator circuit and internal clock generator circuits.XTAL261 IIIOOutput from the oscillator circuit.RTCX1319IInput to the RTC oscillator circuit.RTCX2519OOutput from the RTC oscillator circuit.Vss6, 18, 20, 42, 50IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.VDD23, 43, 51IAnalog 3.3 V power supply: This is the power supply voltage for the core and I/O ports.VPDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.30/TMS | 52 <u>[6]</u> | I | TMS — Test Mode Select for JTAG interface. |
| RESET57[2]IExternal reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.XTAL162[8]IInput to the oscillator circuit and internal clock generator circuits.XTAL261[8]OOutput from the oscillator amplifier.RTCX13[9]IInput to the RTC oscillator circuit.RTCX25[9]OOutput from the RTC oscillator circuit.Vss6, 18, 25, 42, 50IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as Vss, but should be isolated to minimize noise and error.VpD23, 43, 51I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as Vpb but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as vpb but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | P1.31/TRST | 20 <u>[6]</u> | I | TRST — Test Reset for JTAG interface. |
| XTAL162 ^[B] IInput to the oscillator circuit and internal clock generator circuits.XTAL261 ^[B] OOutput from the oscillator amplifier.RTCX13 ^[9] IInput to the RTC oscillator circuit.RTCX25 ^[9] OOutput from the RTC oscillator circuit.Vss6, 18, 25, 42, 50IGround: 0 V reference.VSA59IAnalog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.VDD23, 43, 51I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | RESET | 57 <u>[7]</u> | I | External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant. |
| XTAL261 IIIOOutput from the oscillator amplifier.RTCX13IIIInput to the RTC oscillator circuit.RTCX25IIIOOutput from the RTC oscillator circuit.Vss $5III$ 0Output from the RTC oscillator circuit.Vss $5, 18, 1, 25, 42, 50$ IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as Vss, but should be isolated to minimize noise and error.VpD $23, 43, 1$ I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VpDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as VpD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as VpD but slould be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | XTAL1 | 62 <u>^[8]</u> | I | Input to the oscillator circuit and internal clock generator circuits. |
| RTCX1Imput to the RTC oscillator circuit.RTCX2Imput to the RTC oscillator circuit.VssImput Solution (Signame)Imput Solution (Signame)VssImput Solution (Signame)Imput Solution (Signame)VssSolution (Signame)Imput Solution (Signame)VssASolution (Signame)Imput Solution (Signame)VpDSolution (Signame)Imput Solution (Signame)VpDSolution (Signame)Imput Solution (Signame)VpDASolution (Signame)Imput Solution (Signame)VpEFSolution (Signame)Imput Solution (Signame)VBATImput Solution (Signame)Imput Solution (Signame)VpATImput Solution (Signame)Imput Solution (Signame) <th< td=""><td>XTAL2</td><td>61<u>^[8]</u></td><td>0</td><td>Output from the oscillator amplifier.</td></th<> | XTAL2 | 61 <u>^[8]</u> | 0 | Output from the oscillator amplifier. |
| RTCX25!9OOutput from the RTC oscillator circuit.Vss6, 18, 25, 42, 50IGround: 0 V reference.VssA59IAnalog ground: 0 V reference. This should nominally be the same voltage as Vss, but should be isolated to minimize noise and error.VpD23, 43, 13.3 V power supply: This is the power supply voltage for the core and I/O ports.VpDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as Vpb but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as Vpb but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | RTCX1 | 3 <u>[9]</u> | I | Input to the RTC oscillator circuit. |
| VSS6, 18, 25, 42, 50IGround: 0 V reference.VSSA59IAnalog ground: 0 V reference. This should nominally be the same voltage as VSS, but should be isolated to minimize noise and error.VDD23, 43, 51I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | RTCX2 | 5 <u>[9]</u> | 0 | Output from the RTC oscillator circuit. |
| VSSA59IAnalog ground: 0 V reference. This should nominally be the same voltage as VSS, but should be isolated to minimize noise and error.VDD23, 43, 51I3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | V _{SS} | 6, 18, 25, 42, 50 | I | Ground: 0 V reference. |
| VDD23, 43, 51I 3.3 V power supply: This is the power supply voltage for the core and I/O ports.VDDA7I Analog 3.3 V power supply: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63I ADC reference: This should be nominally the same voltage as VDD but slould be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49I RTC power supply: 3.3 V on this pin supplies the power to the RTC. | V _{SSA} | 59 | I | Analog ground: 0 V reference. This should nominally be the same voltage as V_{SS} , but should be isolated to minimize noise and error. |
| VDDA7IAnalog 3.3 V power supply: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL.VREF63IADC reference: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | V _{DD} | 23, 43, 51 | I | 3.3 V power supply: This is the power supply voltage for the core and I/O ports. |
| VREF63IADC reference: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s).VBAT49IRTC power supply: 3.3 V on this pin supplies the power to the RTC. | V _{DDA} | 7 | I | Analog 3.3 V power supply: This should be nominally the same voltage as V _{DD} but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL. |
| VBAT 49 I RTC power supply: 3.3 V on this pin supplies the power to the RTC. | VREF | 63 | I | ADC reference: This should be nominally the same voltage as V_{DD} but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s). |
| | VBAT | 49 | I | RTC power supply: 3.3 V on this pin supplies the power to the RTC. |

[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.

[2] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns.

[3] Open drain 5 V tolerant digital I/O I²C-bus 400 kHz specification compatible pad. It requires external pull-up to provide an output functionality.

- [4] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog input function. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns. When configured as an ADC input, digital section of the pad is disabled.
- [5] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog output function. When configured as the DAC output, digital section of the pad is disabled.
- [6] 5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. The pull-up resistor's value ranges from 60 k Ω to 300 k Ω .
- [7] 5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.
- [8] Pad provides special analog functionality.
- [9] When unused, the RTCX1 pin can be grounded or left floating. For lowest power leave it floating. The other RTC pin, RTCX2, should be left floating.

Single-chip 16/32-bit microcontrollers

6.7.2 Fast I/O features available in LPC213x/01 only

- Fast I/O registers are located on the ARM local bus for the fastest possible I/O timing.
- All GPIO registers are byte addressable.
- Entire port value can be written in one instruction.
- Mask registers allow single instruction to set or clear any number of bits in one port.

6.8 10-bit ADC

The LPC2131/32 contain one and the LPC2134/36/38 contain two ADCs. These converters are single 10-bit successive approximation ADCs with eight multiplexed channels.

6.8.1 Features

- Measurement range of 0 V to 3.3 V.
- Each converter capable of performing more than 400000 10-bit samples per second.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal.
- Global Start command for both converters (LPC2134/36/38 only).

6.8.2 ADC features available in LPC213x/01 only

- Every analog input has a dedicated result register to reduce interrupt overhead.
- Every analog input can generate an interrupt once the conversion is completed.

6.9 10-bit DAC

This peripheral is available in the LPC2132/34/36/38 only. The DAC enables the LPC2132/34/36/38 to generate variable analog output.

6.9.1 Features

- 10-bit digital to analog converter.
- Buffered output.
- Power-down mode available.
- Selectable speed versus power.

6.10 UARTs

The LPC2131/32/34/36/38 each contain two UARTs. In addition to standard transmit and receive data lines, the LPC2134/36/38 UART1 also provides a full modem control handshake interface.

6.10.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B

- Built-in baud rate generator.
- Standard modem interface signals included on UART1. (LPC2134/36/38 only)
- The LPC2131/32/34/36/38 transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs and hardware (CTS/RTS) flow control on the LPC2134/36/38 UART1 only.

6.10.2 UART features available in LPC213x/01 only

- Fractional baud rate generator enables standard baud rates such as 115200 to be achieved with any crystal frequency above 2 MHz.
- Auto-bauding.
- Auto-CTS/RTS flow-control fully implemented in hardware (LPC2134/36/38 only).

6.11 I²C-bus serial I/O controller

The LPC2131/32/34/36/38 each contain two I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial Clock Line (SCL), and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

This I²C-bus implementation supports bit rates up to 400 kbit/s (Fast I²C).

6.11.1 Features

- Standard I²C compliant bus interface.
- Easy to configure as Master, Slave, or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus may be used for test and diagnostic purposes.

6.12 SPI serial I/O controller

The LPC2131/32/34/36/38 each contain one SPI controller. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

6.18 System control

6.18.1 Crystal oscillator

On-chip integrated oscillator operates with external crystal in range of 1 MHz to 30 MHz and with external oscillator up to 50 MHz. The oscillator output frequency is called f_{osc} and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc. f_{osc} and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.18.2 "PLL" for additional information.

6.18.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source. The PLL settling time is 100 μ s.

6.18.3 Reset and wake-up timer

Reset has two sources on the LPC2131/32/34/36/38: the RESET pin and watchdog reset. The RESET pin is a Schmitt trigger input pin with an additional glitch filter. Assertion of chip reset by any source starts the wake-up timer (see wake-up timer description below), causing the internal chip reset to remain asserted until the external reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the on-chip flash controller has completed its initialization.

When the internal reset is removed, the processor begins executing at address 0, which is the reset vector. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

The wake-up timer ensures that the oscillator and other analog functions required for chip operation are fully functional before the processor is allowed to execute instructions. This is important at power on, all types of reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the wake-up timer.

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------------|---|--|--------|-------|-----------------------|------|
| V _{DD} | supply voltage (core and external rail) | | | -0.5 | +3.6 | V |
| V _{DDA} | analog 3.3 V pad supply voltage | | | -0.5 | +4.6 | V |
| V _{i(VBAT)} | input voltage on pin VBAT | for the RTC | | -0.5 | +4.6 | V |
| V _{i(VREF)} | input voltage on pin VREF | | | -0.5 | +4.6 | V |
| VIA | analog input voltage | on ADC related pins | | -0.5 | +5.1 | V |
| VI | input voltage | 5 V tolerant I/O pins; only valid when the V _{DD} supply voltage is present | [2] | -0.5 | +6.0 | V |
| | | other I/O pins | [2][3] | -0.5 | V _{DD} + 0.5 | V |
| I _{DD} | supply current | per supply pin | [4] | - | 100 | mA |
| I _{SS} | ground current | per ground pin | [4] | - | 100 | mA |
| l _{sink} | sink current | for I ² C-bus; DC; T = 85 °C | | - | 20 | mA |
| T _{stg} | storage temperature | | [5] | -40 | +125 | °C |
| P _{tot(pack)} | total power dissipation (per package) | based on package heat transfer, not device power consumption | | - | 1.5 | W |
| V _{ESD} | electrostatic discharge voltage | human body model | [6] | | | |
| | | all pins | | -4000 | +4000 | V |

[1] The following applies to the Limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

 b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Not to exceed 4.6 V.

[4] The peak current is limited to 25 times the corresponding maximum current.

[5] Dependent on package type.

[6] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

Single-chip 16/32-bit microcontrollers

8. Static characteristics

Table 6. Static characteristics

 $T_{amb} = -40$ °C to +85 °C for commercial applications, unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Typ <u>[1]</u> | Max | Unit |
|----------------------|--|---|------------------|--------------|----------------|-----------------|------|
| V_{DD} | supply voltage (core and external rail) | | | 3.0 | 3.3 | 3.6 | V |
| V _{DDA} | analog 3.3 V pad supply voltage | | | 2.5 | 3.3 | 3.6 | V |
| V _{i(VBAT)} | input voltage on pin VBAT | | [2] | 2.0 | 3.3 | 3.6 | V |
| V _{i(VREF)} | input voltage on pin VREF | | | 2.5 | 3.3 | 3.6 | V |
| Standard | port pins, RESET, P1.26/R | ТСК | | | | | |
| IIL | LOW-level input current | V _I = 0 V; no pull-up | | - | - | 3 | μA |
| I _{IH} | HIGH-level input current | V _I = V _{DD} ; no-pull-down | | - | - | 3 | μA |
| I _{OZ} | OFF-state output current | $V_O = 0 V; V_O = V_{DD}; no$ pull-up/down | | - | - | 3 | μA |
| I _{latch} | I/O latch-up current | −(0.5V _{DD}) < V _I < (1.5V _{DD}); T _j < 125 °C | | - | - | 100 | mA |
| VI | input voltage | pin configured to provide a digital function | [3][4][5] [6] | 0 | - | 5.5 | V |
| Vo | output voltage | output active | | 0 | - | V _{DD} | V |
| V _{IH} | HIGH-level input voltage | | | 2.0 | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | 0.8 | V |
| V _{hys} | hysteresis voltage | | | 0.4 | - | - | V |
| V _{OH} | HIGH-level output voltage | $I_{OH} = -4 \text{ mA}$ | [7] | $V_{DD}-0.4$ | - | - | V |
| V _{OL} | LOW-level output voltage | $I_{OL} = -4 \text{ mA}$ | [7] | - | - | 0.4 | V |
| I _{OH} | HIGH-level output current | $V_{OH} = V_{DD} - 0.4 V$ | [7] | -4 | - | - | mA |
| I _{OL} | LOW-level output current | V _{OL} = 0.4 V | [7] | 4 | - | - | mA |
| I _{OHS} | HIGH-level short-circuit output current | V _{OH} = 0 V | [8] | - | - | -45 | mA |
| I _{OLS} | LOW-level short-circuit output current | $V_{OL} = V_{DDA}$ | [8] | - | - | 50 | mA |
| I _{pd} | pull-down current | V ₁ = 5 V | [9] | 10 | 50 | 150 | μΑ |
| I _{pu} | pull-up current | $V_{I} = 0 V$ | [10] | –15 | -50 | -85 | μΑ |
| | | $V_{DD} < V_{I} < 5 V$ | [9] | 0 | 0 | 0 | μΑ |
| I _{DD(act)} | active mode supply current | V_{DD} = 3.3 V; T_{amb} = 25 °C; code | | | | | |
| | | while(1){} | | | | | |
| | | executed from flash, no active peripherals | | | | | |
| | | CCLK = 10 MHz | | - | 10 | - | mA |
| | | CCLK = 60 MHz | | - | 40 | - | mA |
| I _{DD(pd)} | Power-down mode supply | V_{DD} = 3.3 V; T_{amb} = 25 °C | | - | 60 | - | μA |
| | current | $V_{DD} = 3.3 \text{ V}; \text{ T}_{amb} = 85 ^{\circ}\text{C}$ | | - | 200 | 500 | μA |

Single-chip 16/32-bit microcontrollers

| Symbol | Parameter | Conditions | | Min | Typ <u>[1]</u> | Max | Unit |
|--|---|--|-----------------|-------------|----------------|-------------|------|
| I _{BATpd} Power-dow supply curre | Power-down mode battery supply current | RTC clock = 32 kHz (from RTCXn pins); T _{amb} = 25 ℃ | | | | | |
| | | V_{DD} = 3.0 V; $V_{i(VBAT)}$ = 2.5 V | [11] | - | 14 | - | μA |
| | | V_{DD} = 3.0 V; $V_{i(VBAT)}$ = 3.0 V | | - | 16 | - | μΑ |
| | | V_{DD} = 3.3 V; $V_{i(VBAT)}$ = 3.3 V | | - | 18 | - | μA |
| | | V_{DD} = 3.6 V; $V_{i(VBAT)}$ = 3.6 V | | - | 20 | - | μA |
| I _{BATact} active mode battery supply current | CCLK = 60 MHz; PCLK = 15 MHz; PCLK enabled to RTCK; RTC clock = 32 kHz (from RTCXn pins); $T_{amb} = 25 \ ^{\circ}C$ | [11] | | | | | |
| | | V_{DD} = 3.0 V; $V_{i(VBAT)}$ = 3.0 V | | - | 78 | - | μΑ |
| | | V_{DD} = 3.3 V; $V_{i(VBAT)}$ = 3.3 V | | - | 80 | - | μΑ |
| | | V_{DD} = 3.6 V; $V_{i(VBAT)}$ = 3.6 V | | - | 82 | - | μΑ |
| I _{BATact(opt)} optimized active me battery supply curre | optimized active mode battery supply current | PCLK disabled to RTCK in the PCONP register; RTC clock = 32 kHz (from RTCXn pins); $T_{amb} = 25 \degree$ C; $V_{i(VBAT)} = 3.3 V$ | <u>[11][12]</u> | | | | |
| | | CCLK = 6 MHz | | - | 21 | - | μA |
| | | CCLK = 25 MHz | | - | 23 | - | μΑ |
| | | CCLK = 50 MHz | | - | 27 | - | μΑ |
| | | CCLK = 60 MHz | | - | 30 | - | μΑ |
| I ² C-bus p | ins | | | | | | |
| V _{IH} | HIGH-level input voltage | | | $0.7V_{DD}$ | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | $0.05V_{DD}$ | - | V |
| V _{OL} | LOW-level output voltage | I _{OLS} = 3 mA | [7] | - | - | 0.4 | V |
| ILI | input leakage current | $V_{I} = V_{DD}$ | [13] | - | 2 | 4 | μΑ |
| | | V ₁ = 5 V | [13] | - | 10 | 22 | μΑ |
| Oscillator | pins | | | | | | |
| V _{i(XTAL1)} | input voltage on pin XTAL1 | | | -0.5 | 1.8 | 1.95 | V |
| V _{o(XTAL2)} | output voltage on pin XTAL2 | | | -0.5 | 1.8 | 1.95 | V |
| V _{i(RTCX1)} | input voltage on pin RTCX1 | | | -0.5 | 1.8 | 1.95 | V |
| V _{o(RTCX2)} | output voltage on pin RTCX2 | | | -0.5 | 1.8 | 1.95 | V |

Table 6. Static characteristics ... continued

 $T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C \text{ for commercial applications, unless otherwise specified.}$

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] The RTC typically fails when $V_{i(VBAT)}\,drops$ below 1.6 V.

[3] Including voltage on outputs in 3-state mode.

LPC2131_32_34_36_38

NXP Semiconductors

LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers



31 of 45

10. ADC electrical characteristics

Table 8. ADC static characteristics

 V_{DDA} = 2.5 V to 3.6 V; T_{amb} = -40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|---------------------|-------------------------------------|------------|--------|-----|-----|------------------|------|
| VIA | analog input voltage | | | 0 | - | V _{DDA} | V |
| C _{ia} | analog input capacitance | | | - | - | 1 | pF |
| E _D | differential linearity error | [1] | [2][3] | - | - | ±1 | LSB |
| E _{L(adj)} | integral non-linearity | | [1][4] | - | - | ±2 | LSB |
| E _O | offset error | | [1][5] | - | - | ±3 | LSB |
| E _G | gain error | | [1][6] | - | - | ±0.5 | % |
| ET | absolute error | | [1][7] | - | - | ±4 | LSB |
| R _{vsi} | voltage source interface resistance | | [8] | - | - | 40 | kΩ |

[1] Conditions: $V_{SSA} = 0 V$, $V_{DDA} = 3.3 V$.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 11.

[4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 11</u>.

[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 11.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 11.

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 11.

[8] See Figure 11.

Single-chip 16/32-bit microcontrollers



LPC2131_32_34_36_38

Single-chip 16/32-bit microcontrollers



12.2 RTC 32 kHz oscillator component selection

The RTC external oscillator circuit is shown in <u>Figure 15</u>. Since the feedback resistance is integrated on chip, only a crystal, the capacitances C_{X1} and C_{X2} need to be connected externally to the microcontroller.

<u>Table 12</u> gives the crystal parameters that should be used. C_L is the typical load capacitance of the crystal and is usually specified by the crystal manufacturer. The actual C_L influences oscillation frequency. When using a crystal that is manufactured for a different load capacitance, the circuit will oscillate at a slightly different frequency (depending on the quality of the crystal) compared to the specified one. Therefore for an accurate time reference it is advised to use the load capacitors as specified in <u>Table 12</u> that belong to a specific C_L . The value of external capacitances C_{X1} and C_{X2} specified in this table are calculated from the internal parasitic capacitances and the C_L . Parasitics from PCB and package are not taken into account.

| Crystal load capacitance C_L | Maximum crystal series resistance R _S | External load capacitors C_{X1}/C_{X2} |
|--------------------------------|---|--|
| 11 pF | < 100 kΩ | 18 pF, 18 pF |
| 13 pF | < 100 kΩ | 22 pF, 22 pF |
| 15 pF | < 100 kΩ | 27 pF, 27 pF |

Table 12. Recommended values for the RTC external 32 kHz oscillator C_{X1}/C_{X2} components

12.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1} , C_{x2} , and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plane. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

Single-chip 16/32-bit microcontrollers



HVQFN64: plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body 9 x 9 x 0.85 mm

Fig 17. Package outline SOT804-2 (HVQFN64)

Single-chip 16/32-bit microcontrollers

14. Abbreviations

| Table 13. | Acronym list |
|-----------|---|
| Acronym | Description |
| A/D | Analog-to-Digital |
| ADC | Analog-to-Digital Converter |
| AHB | Advanced High-performance Bus |
| AMBA | Advanced Microcontroller Bus Architecture |
| APB | Advanced Peripheral Bus |
| BOD | BrownOut Detection |
| CPU | Central Processing Unit |
| DAC | Digital-to-Analog Converter |
| DCC | Debug Communications Channel |
| ETM | Embedded Trace Macrocell |
| FIFO | First In, First Out |
| GPIO | General Purpose Input/Output |
| JTAG | Joint Test Action Group |
| LSB | Least Significant Bit |
| PLL | Phase-Locked Loop |
| POR | Power-On Reset |
| PWM | Pulse Width Modulator |
| RAM | Random Access Memory |
| SPI | Serial Peripheral Interface |
| SRAM | Static Random Access Memory |
| SSP | Synchronous Serial Port |
| UART | Universal Asynchronous Receiver/Transmitter |

16. Legal information

16.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. [3]

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers 16.3

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

17. Contact information

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com