E·XFL



Details

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	47
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-HVQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2138fhn64-01-55

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- One (LPC2131/32) or two (LPC2134/36/38) 8-channel 10-bit ADCs provide a total of up to 16 analog inputs, with conversion times as low as 2.44 µs per channel.
- Single 10-bit DAC provides variable analog output (LPC2132/34/36/38).
- Two 32-bit timers/external event counters (with four capture and four compare channels each), PWM unit (six outputs) and watchdog.
- Low power Real-time clock with independent power and dedicated 32 kHz clock input.
- Multiple serial interfaces including two UARTs (16C550), two Fast I²C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored interrupt controller with configurable priorities and vector addresses.
- Up to forty-seven 5 V tolerant general purpose I/O pins in tiny LQFP64 or HVQFN package.
- Up to nine edge or level sensitive external interrupt pins available.
- 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 μs.
- On-chip integrated oscillator operates with external crystal in range of 1 MHz to 30 MHz and with external oscillator up to 50 MHz.
- Power saving modes include Idle and Power-down.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling down for additional power optimization.
- Processor wake-up from Power-down mode via external interrupt or BOD.
- Single power supply chip with POR and BOD circuits:
 - CPU operating voltage range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/O pads.

3. Ordering information

Table 1.Ordering information

Type number	Package						
	Name	Description	Version				
LPC2131FBD64/01	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC2132FBD64/01	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC2132FHN64/01	HVQFN64	plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body $9 \times 9 \times 0.85$ mm	SOT804-2				
LPC2134FBD64/01	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC2136FBD64/01	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC2138FBD64/01	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2				
LPC2138FHN64/01	HVQFN64	plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body $9 \times 9 \times 0.85$ mm	SOT804-2				

Single-chip 16/32-bit microcontrollers

3.1 Ordering options

Table 2. Ordering options

Type number	Flash memory	RAM	ADC	DAC	Enhanced UARTs, ADC, Fast I/Os, and BOD	Temperature range
LPC2131FBD64/01	32 kB	8 kB	1	-	yes	–40 °C to +85 °C
LPC2132FBD64/01	64 kB	16 kB	1	1	yes	–40 °C to +85 °C
LPC2132FHN64/01	64 kB	16 kB	1	1	yes	–40 °C to +85 °C
LPC2134FBD64/01	128 kB	16 kB	2	1	yes	–40 °C to +85 °C
LPC2136FBD64/01	256 kB	32 kB	2	1	yes	–40 °C to +85 °C
LPC2138FBD64/01	512 kB	32 kB	2	1	yes	–40 °C to +85 °C
LPC2138FHN64/01	512 kB	32 kB	2	1	yes	–40 °C to +85 °C

NXP Semiconductors

LPC2131/32/34/36/38





Table 3. Pin	Pin descriptioncontinued					
Symbol	Pin	Туре	Description			
P0.11/CTS1/	37 <u>[3]</u>	I	CTS1 — Clear to Send input for UART1. Available in LPC2134/36/38.			
CAP1.1/SCL1		I	CAP1.1 — Capture input for Timer 1, channel 1.			
		I/O	SCL1 — I ² C1 clock input/output. Open drain output (for I ² C-bus compliance)			
P0.12/DSR1/	38 <u>[4]</u>	I	DSR1 — Data Set Ready input for UART1. Available in LPC2134/36/38.			
MAT1.0/AD1.3		0	MAT1.0 — Match output for Timer 1, channel 0.			
		I	AD1.3 — ADC 1, input 3. This analog input is always connected to its pin. Available in LPC2134/36/38 only.			
P0.13/DTR1/	39 <u>[4]</u>	0	DTR1 — Data Terminal Ready output for UART1. Available in LPC2134/36/38.			
MAT1.1/AD1.4		0	MAT1.1 — Match output for Timer 1, channel 1.			
		Ι	AD1.4 — ADC 1, input 4. This analog input is always connected to its pin. Available in LPC2134/36/38 only.			
P0.14/DCD1/	41 <u>[3]</u>	I	DCD1 — Data Carrier Detect input for UART1. Available in LPC2134/36/38.			
EINT1/SDA1		I	EINT1 — External interrupt 1 input.			
		I/O	SDA1 — I ² C1 data input/output. Open drain output (for I ² C-bus compliance).			
P0.15/RI1/	45 <u>^[4]</u>	I	RI1 — Ring Indicator input for UART1. Available in LPC2134/36/38.			
EINT2/AD1.5		I	EINT2 — External interrupt 2 input.			
		I	AD1.5 — ADC 1, input 5. This analog input is always connected to its pin. Available in LPC2134/36/38 only.			
P0.16/EINT0/	46 <u>[2]</u>	I	EINT0 — External interrupt 0 input.			
MAT0.2/CAP0.2	2	0	MAT0.2 — Match output for Timer 0, channel 2.			
		I	CAP0.2 — Capture input for Timer 0, channel 2.			
P0.17/CAP1.2/	47 <u>[1]</u>	I	CAP1.2 — Capture input for Timer 1, channel 2.			
SCK1/MAT1.2		I/O	SCK1 — Serial Clock for SSP. Clock output from master or input to slave.			
		0	MAT1.2 — Match output for Timer 1, channel 2.			
P0.18/CAP1.3/	53 <u>[1]</u>	I	CAP1.3 — Capture input for Timer 1, channel 3.			
MISO1/MAT1.3		I/O	MISO1 — Master In Slave Out for SSP. Data input to SPI master or data output from SSP slave.			
		0	MAT1.3 — Match output for Timer 1, channel 3.			
P0.19/MAT1.2/	54 <u>[1]</u>	0	MAT1.2 — Match output for Timer 1, channel 2.			
MOSI1/CAP1.2		I/O	MOSI1 — Master Out Slave In for SSP. Data output from SSP master or data input to SSP slave.			
		I	CAP1.2 — Capture input for Timer 1, channel 2.			
P0.20/MAT1.3/	55 <u>[2]</u>	0	MAT1.3 — Match output for Timer 1, channel 3.			
SSEL1/EINT3		I	SSEL1 — Slave Select for SSP. Selects the SSP interface as a slave.			
		I	EINT3 — External interrupt 3 input.			
P0.21/PWM5/	1 <u>[4]</u>	0	PWM5 — Pulse Width Modulator output 5.			
AD1.6/CAP1.3		Ι	AD1.6 — ADC 1, input 6. This analog input is always connected to its pin. Available in LPC2134/36/38 only.			
		I	CAP1.3 — Capture input for Timer 1, channel 3.			
P0.22/AD1.7/ CAP0.0/MAT0.0	2 <u>[4]</u>	I	AD1.7 — ADC 1, input 7. This analog input is always connected to its pin. Available in LPC2134/36/38 only.			
		I	CAP0.0 — Capture input for Timer 0, channel 0.			
		0	MAT0.0 — Match output for Timer 0, channel 0.			
LPC2131_32_34_36_38			All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.			
Product data she	et		Rev. 5.1 — 29 July 2011 10 of 45			

Single-chip 16/32-bit microcontrollers

Table 3. Pin descriptioncontinued					
Symbol	Pin	Туре	Description		
P0.23	58 <u>[1]</u>	I/O	General purpose digital input/output pin.		
P0.25/AD0.4/	9 <u>[5]</u>	I	AD0.4 — ADC 0, input 4. This analog input is always connected to its pin.		
AOUT		0	AOUT — DAC output. Not available in LPC2131.		
P0.26/AD0.5	10 <u>^[4]</u>	I	AD0.5 — ADC 0, input 5. This analog input is always connected to its pin.		
P0.27/AD0.0/	11 <u>^[4]</u>	I	AD0.0 — ADC 0, input 0. This analog input is always connected to its pin.		
CAP0.1/MAT0.1		I	CAP0.1 — Capture input for Timer 0, channel 1.		
		0	MAT0.1 — Match output for Timer 0, channel 1.		
P0.28/AD0.1/	13 <u>^[4]</u>	I	AD0.1 — ADC 0, input 1. This analog input is always connected to its pin.		
CAP0.2/MAT0.2		I	CAP0.2 — Capture input for Timer 0, channel 2.		
		0	MAT0.2 — Match output for Timer 0, channel 2.		
P0.29/AD0.2/	14 <u>^[4]</u>	I	AD0.2 — ADC 0, input 2. This analog input is always connected to its pin.		
CAP0.3/MAT0.3		I	CAP0.3 — Capture input for Timer 0, channel 3.		
		0	MAT0.3 — Match output for Timer 0, channel 3.		
P0.30/AD0.3/	15 <u>^[4]</u>	I	AD0.3 — ADC 0, input 3. This analog input is always connected to its pin.		
EINT3/CAP0.0		I	EINT3 — External interrupt 3 input.		
		I	CAP0.0 — Capture input for Timer 0, channel 0.		
P0.31	17 <u>^[6]</u>	0	General purpose digital output only pin.		
			Important: This pin MUST NOT be externally pulled LOW when RESET pin is LOW or the JTAG port will be disabled.		
P1.0 to P1.31		I/O	Port 1: Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block. Pins 0 through 15 of port 1 are not available.		
P1.16/ TRACEPKT0	16 <u>^[6]</u>	0	TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.		
P1.17/ TRACEPKT1	12 <u>^[6]</u>	0	TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.		
P1.18/ TRACEPKT2	8 <u>[6]</u>	0	TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.		
P1.19/ TRACEPKT3	4 <u>[6]</u>	0	TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.		
P1.20/ TRACESYNC	48 <u>[6]</u>	0	TRACESYNC — Trace <u>Synchronization</u> . Standard I/O port with internal pull-up. LOW on TRACESYNC while RESET is LOW enables pins P1.25:16 to operate as Trace port after reset.		
P1.21/ PIPESTAT0	44 <u>[6]</u>	0	PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.		
P1.22/ PIPESTAT1	40 <u>[6]</u>	0	PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.		
P1.23/ PIPESTAT2	36 <u>[6]</u>	0	PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.		
P1.24/ TRACECLK	32 <u>^[6]</u>	0	TRACECLK — Trace Clock. Standard I/O port with internal pull-up.		
P1.25/EXTIN0	28 ^[6]	I	EXTINO — External Trigger Input. Standard I/O with internal pull-up.		

Single-chip 16/32-bit microcontrollers

Table 4. II	nterrupt sourcescontinued	
Block	Flag(s)	VIC channel #
UART1	RX Line Status (RLS)	7
	Transmit Holding Register empty (THRE)	
	RX Data Available (RDA)	
	Character Time-out Indicator (CTI)	
	Modem Status Interrupt (MSI) (Available in LPC2134/36/38 only)	
PWM0	Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)	8
	Capture 0 to 3 (CR0, CR1, CR2, CR3)	
I ² C0	SI (state change)	9
SPI0	SPIF, MODF	10
SSP	TX FIFO at least half empty (TXRIS)	11
	RX FIFO at least half full (RXRIS)	
	Receive Timeout (RTRIS)	
	Receive Overrun (RORRIS)	
PLL	PLL Lock (PLOCK)	12
RTC	RTCCIF (Counter Increment), RTCALF (Alarm)	13
System Cont	trol External Interrupt 0 (EINT0)	14
	External Interrupt 1 (EINT1)	15
	External Interrupt 2 (EINT2)	16
	External Interrupt 3 (EINT3)	17
AD0	ADC 0	18
I2C1	SI (state change)	19
BOD	Brown Out Detect	20
AD1	ADC 1 (Available in LPC2134/36/38 only)	21

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

6.7 General purpose parallel I/O and Fast I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

6.7.1 Features

- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

- Built-in baud rate generator.
- Standard modem interface signals included on UART1. (LPC2134/36/38 only)
- The LPC2131/32/34/36/38 transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs and hardware (CTS/RTS) flow control on the LPC2134/36/38 UART1 only.

6.10.2 UART features available in LPC213x/01 only

- Fractional baud rate generator enables standard baud rates such as 115200 to be achieved with any crystal frequency above 2 MHz.
- Auto-bauding.
- Auto-CTS/RTS flow-control fully implemented in hardware (LPC2134/36/38 only).

6.11 I²C-bus serial I/O controller

The LPC2131/32/34/36/38 each contain two I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial Clock Line (SCL), and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

This I²C-bus implementation supports bit rates up to 400 kbit/s (Fast I²C).

6.11.1 Features

- Standard I²C compliant bus interface.
- Easy to configure as Master, Slave, or Master/Slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus may be used for test and diagnostic purposes.

6.12 SPI serial I/O controller

The LPC2131/32/34/36/38 each contain one SPI controller. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

6.12.1 Features

- Compliant with Serial Peripheral Interface (SPI) specification.
- Synchronous, Serial, Full Duplex, Communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

6.13 SSP serial I/O controller

The LPC2131/32/34/36/38 each contain one Serial Synchronous Port controller (SSP). The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. Often only one of these data flows carries meaningful data.

6.13.1 Features

- Compatible with Motorola SPI, 4-wire TI SSI and National Semiconductor Microwire buses.
- Synchronous Serial Communication.
- Master or slave operation.
- 8-frame FIFOs for both transmit and receive.
- Four bits to 16 bits per frame.

6.14 General purpose timers/external event counters

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock, and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

At any given time only one of peripheral's capture inputs can be selected as an external event signal source, i.e., timer's clock. The rate of external events that can be successfully counted is limited to PCLK/2. In this configuration, unused capture lines can be selected as regular timer capture inputs.

6.14.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
- External Event Counter or timer operation.
- Four 32-bit capture channels per timer/counter that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.

6.17 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2131/32/34/36/38. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is also based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

6.17.1 Features

- Seven match registers allow up to six single edge controlled or three double edge controlled PWM outputs, or a mix of both types.
- The match registers also allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single
 edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the
 output is a constant LOW. Double edge controlled PWM outputs can have either edge
 occur at any position within a cycle. This allows for both positive going and negative
 going pulses.
- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.

Single-chip 16/32-bit microcontrollers

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

6.19.2 Embedded trace

Since the LPC2131/32/34/36/38 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The Embedded Trace Macrocell provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

6.19.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2131/32/34/36/38 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.

NXP Semiconductors

LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers



31 of 45

NXP Semiconductors

LPC2131/32/34/36/38



Single-chip 16/32-bit microcontrollers



12.2 RTC 32 kHz oscillator component selection

The RTC external oscillator circuit is shown in <u>Figure 15</u>. Since the feedback resistance is integrated on chip, only a crystal, the capacitances C_{X1} and C_{X2} need to be connected externally to the microcontroller.

<u>Table 12</u> gives the crystal parameters that should be used. C_L is the typical load capacitance of the crystal and is usually specified by the crystal manufacturer. The actual C_L influences oscillation frequency. When using a crystal that is manufactured for a different load capacitance, the circuit will oscillate at a slightly different frequency (depending on the quality of the crystal) compared to the specified one. Therefore for an accurate time reference it is advised to use the load capacitors as specified in <u>Table 12</u> that belong to a specific C_L . The value of external capacitances C_{X1} and C_{X2} specified in this table are calculated from the internal parasitic capacitances and the C_L . Parasitics from PCB and package are not taken into account.

Crystal load capacitance C_L	Maximum crystal series resistance R _S	External load capacitors C_{X1}/C_{X2}
11 pF	< 100 kΩ	18 pF, 18 pF
13 pF	< 100 kΩ	22 pF, 22 pF
15 pF	< 100 kΩ	27 pF, 27 pF

Table 12. Recommended values for the RTC external 32 kHz oscillator C_{X1}/C_{X2} components

12.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1} , C_{x2} , and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plane. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

Single-chip 16/32-bit microcontrollers

13. Package outline



Fig 16. Package outline SOT314-2 (LQFP64)

All information provided in this document is subject to legal disclaimers.

Single-chip 16/32-bit microcontrollers



HVQFN64: plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body 9 x 9 x 0.85 mm

Fig 17. Package outline SOT804-2 (HVQFN64)

Single-chip 16/32-bit microcontrollers

14. Abbreviations

Table 13.	Acronym list
Acronym	Description
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
CPU	Central Processing Unit
DAC	Digital-to-Analog Converter
DCC	Debug Communications Channel
ETM	Embedded Trace Macrocell
FIFO	First In, First Out
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
LSB	Least Significant Bit
PLL	Phase-Locked Loop
POR	Power-On Reset
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSP	Synchronous Serial Port
UART	Universal Asynchronous Receiver/Transmitter

15. Revision history

Table 14. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC2131_32_34_36_38 v.5.1	20110729	Product data sheet	-	LPC2131_32_34_36_38 v.5
Modifications:	Parameter	r I _{sink} added in <u>Table 5 "I</u>	_imiting values".	
	 Table 6 "S 	tatic characteristics": Up	dated crystal oscilla	tor specs
LPC2131_32_34_36_38 v.5	20110202	Product data sheet	-	LPC2131_32_34_36_38 v.4
Modifications:	• Table 3 "P	in description": Added T	able note [9] to RTC	X1 and RTCX2 pins.
	 <u>Table 6 "S</u> 0.5V_{DD} to 	tatic characteristics", I ² C 0.05V _{DD} .	C-bus pins: Changed	typical hysteresis voltage from
	 Table 6 "S 	tatic characteristics": Re	moved table note fo	r V _{IH} and V _{IL} .
	 Changed a 	all occurrences of VPB t	o APB.	
	 <u>Table 6 "S</u> 	tatic characteristics": Ad	ded Table note [6] to	o V _I .
	 <u>Table 6 "S</u> voltage (0) 	tatic characteristics", Sta .4 V) moved from typica	andard port pins, RE I to minimum.	SET, RTCK: V _{hys} hysteresis
	• <u>Table 6 "S</u>	tatic characteristics": Ch	anged V _{i(VREF)} minir	num voltage from 3.0 V to 2.5 V.
	• <u>Table 6 "S</u> V _{i(XTAL1)} , \	tatic characteristics": Up / _{o(XTAL2)} , V _{i(RTCX1)} , and V	dated min, typical ar √ _{o(RTCX2)} .	nd max values for oscillator pins
	 Added <u>Sec</u> 	ction 11 "DAC electrical	characteristics".	
	 Added <u>Set</u> 	ction 12 "Application info	ormation".	
LPC2131_32_34_36_38 v.4	20071016	Product data sheet	-	LPC2131_32_34_36_38 v.3
LPC2131_32_34_36_38 v.3	20060921	Product data sheet	-	LPC2131_32_34_36_38 v.2
LPC2131_32_34_36_38 v.2	20050318	Preliminary data sheet	t -	LPC2131_2132_2138 v.1
LPC2131 2132 2138 v.1	20041118	Preliminary data sheet	t -	-

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

17. Contact information

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Single-chip 16/32-bit microcontrollers

18. Contents

1	General description 1	
2	Features and benefits 1	
2.1	Enhancements brought by LPC213x/01	
2.2	Key features common for LPC213x and LPC213x/01 1	
3	Ordering information 2	
3.1	Ordering options 3	ì
4	Block diagram 4	
5	Pinning information 5	i
5.1	Pinning)
5.2	Pin description 9	1
6	Functional description 13	j.
6.1	Architectural overview	
6.2	On-chip flash program memory	,
6.3	On-chip static RAM 13	;
6.4	Memory map 14	
6.5	Interrupt controller 15	j –
6.5.1	Interrupt sources 15	j –
6.6	Pin connect block	j –
6.7	General purpose parallel I/O and Fast I/O 16	i
6.7.1	Features	i -
6.7.2	Fast I/O features available in LPC213x/01	
~ ~	only	,
6.8	10-bit ADC	
6.8.1	Features	
6.8.2	ADC features available in LPC213X/01 only. 17	
6.9	10-bit DAC	,
6.9.1	Features	
6.10	UARIS	,
6 10 2	LIAPT footures ovoilable in LPC212y/01 only 19	
6 11	$I^2C_{\rm bus}$ social I/O controller 18	
6 11 1		
6.12	SPI serial I/O controller 18	
6 12 1	Features 19	
6.13	SSP serial I/O controller 19	
6 13 1	Features 19	
6.14	General purpose timers/external event	
0.11	counters 19	
6.14.1	Features 19	,
6.15	Watchdog timer	,
6.15.1	Features	,
6.16	Real-time clock	,
6.16.1	Features	,
6.17	Pulse width modulator	
6.17.1	Features	

6.18 6.18.1 6.18.2 6.18.3 6.18.4	System control Crystal oscillator PLL Reset and wake-up timer Brownout detector	22 22 22 22 23
6.18.5	Code security	23
6.18.6	External interrupt inputs	23
6 18 8	Power Control	23
6.18.9	APB bus.	24
6.19	Emulation and debugging	24
6.19.1	EmbeddedICE	24
6.19.2	Embedded trace	25
6.19.3	RealMonitor	25
7	Limiting values	26
8	Static characteristics	27
9	Dynamic characteristics	29
9.1	Timing	30
9.2	LPC2138 power consumption measurements	30
10	ADC electrical characteristics	32
11	DAC electrical characteristics	35
12	Application information	36
12.1	Crystal oscillator XTAL input and component	36
12.2 12.3	RTC 32 kHz oscillator component selection . XTAL and RTCX Printed Circuit Board (PCB)	38
	layout guidelines	38
13	Package outline	39
14	Abbreviations	41
15	Revision history	42
16	Legal information	43
16.1	Data sheet status	43
16.2	Definitions	43
16.3	Disclaimers	43
16.4		44
17	Contact information	44
18	Contents	45

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 July 2011 Document identifier: LPC2131_32_34_36_38