



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	45
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30800safp-u5">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30800safp-u5</a>

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/80 Group microcomputer.





Figure 1.1 M32C/80 Group Block Diagram

### 1.4 Product Information

Table 1.2 lists the product information. Figure 1.2 shows the product numbering system.

**Table 1.2 M32C/80 Group** **As of November, 2005**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30800SAGP	PLQP0100KB-A (100P6Q-A)	—	8K	ROMless
M30800SAFP	PRQP0100JB-A (100P6S-A)			
M30800SAGP-BL	PLQP0100KB-A (100P6Q-A)			ROMless with on-chip boot loader
M30800SAFP-BL	PRQP0100JB-A (100P6S-A)			




**Figure 1.2 Product Numbering System**

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

The register bank is comprised of 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.



**Figure 2.1 CPU Register**

Address	Register	Symbol	Value after RESET
0120 <sub>16</sub>			
0121 <sub>16</sub>			
0122 <sub>16</sub>			
0123 <sub>16</sub>			
0124 <sub>16</sub>			
0125 <sub>16</sub>			
0126 <sub>16</sub>			
0127 <sub>16</sub>			
0128 <sub>16</sub> 0129 <sub>16</sub>	SI/O Receive Buffer Register 1	G1RB	XXXX XXXX <sub>2</sub> XXX0 XXXX <sub>2</sub>
012A <sub>16</sub> 012B <sub>16</sub>	Transmit Buffer/Receive Data Register 1	G1TB/G1DR	XX <sub>16</sub>
012C <sub>16</sub>	Receive Input Register 1	G1RI	XX <sub>16</sub>
012D <sub>16</sub>	SI/O Communication Mode Register 1	G1MR	00 <sub>16</sub>
012E <sub>16</sub>	Transmit Output Register 1	G1TO	XX <sub>16</sub>
012F <sub>16</sub>	SI/O Communication Control Register 1	G1CR	0000 X011 <sub>2</sub>
0130 <sub>16</sub>	Data Compare Register 10	G1CMP0	XX <sub>16</sub>
0131 <sub>16</sub>	Data Compare Register 11	G1CMP1	XX <sub>16</sub>
0132 <sub>16</sub>	Data Compare Register 12	G1CMP2	XX <sub>16</sub>
0133 <sub>16</sub>	Data Compare Register 13	G1CMP3	XX <sub>16</sub>
0134 <sub>16</sub>	Data Mask Register 10	G1MSK0	XX <sub>16</sub>
0135 <sub>16</sub>	Data Mask Register 11	G1MSK1	XX <sub>16</sub>
0136 <sub>16</sub>			
0137 <sub>16</sub>			
0138 <sub>16</sub> 0139 <sub>16</sub>	Receive CRC Code Register 1	G1RCRC	XX <sub>16</sub> XX <sub>16</sub>
013A <sub>16</sub> 013B <sub>16</sub>	Transmit CRC Code Register 1	G1TCRC	00 <sub>16</sub> 00 <sub>16</sub>
013C <sub>16</sub>	SI/O Expansion Mode Register 1	G1EMR	00 <sub>16</sub>
013D <sub>16</sub>	SI/O Expansion Receive Control Register 1	G1ERC	00 <sub>16</sub>
013E <sub>16</sub>	SI/O Special Communication Interrupt Detection Register 1	G1IRF	00 <sub>16</sub>
013F <sub>16</sub>	SI/O Expansion Transmit Control Register 1	G1ETC	0000 0XXX <sub>2</sub>
0140 <sub>16</sub>			
0141 <sub>16</sub>			
0142 <sub>16</sub>			
0143 <sub>16</sub>			
0144 <sub>16</sub>			
0145 <sub>16</sub>			
0146 <sub>16</sub>			
0147 <sub>16</sub>			
0148 <sub>16</sub>			
0149 <sub>16</sub>			
014A <sub>16</sub>			
014B <sub>16</sub>			
014C <sub>16</sub>			
014D <sub>16</sub> to 02AF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02E0 <sub>16</sub>	X/Y Control Register	XYC	XXXX XX00 <sub>2</sub>
02E1 <sub>16</sub>			
02E2 <sub>16</sub>			
02E3 <sub>16</sub>			
02E4 <sub>16</sub>	UART1 Special Mode Register 4	U1SMR4	00 <sub>16</sub>
02E5 <sub>16</sub>	UART1 Special Mode Register 3	U1SMR3	00 <sub>16</sub>
02E6 <sub>16</sub>	UART1 Special Mode Register 2	U1SMR2	00 <sub>16</sub>
02E7 <sub>16</sub>	UART1 Special Mode Register	U1SMR	00 <sub>16</sub>
02E8 <sub>16</sub>	UART1 Transmit/Receive Mode Register	U1MR	00 <sub>16</sub>
02E9 <sub>16</sub>	UART1 Bit Rate Register	U1BRG	XX <sub>16</sub>
02EA <sub>16</sub>	UART1 Transmit Buffer Register	U1TB	XX <sub>16</sub>
02EB <sub>16</sub>			XX <sub>16</sub>
02EC <sub>16</sub>	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000 <sub>2</sub>
02ED <sub>16</sub>	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010 <sub>2</sub>
02EE <sub>16</sub>	UART1 Receive Buffer Register	U1RB	XX <sub>16</sub>
02EF <sub>16</sub>			XX <sub>16</sub>
02F0 <sub>16</sub>			
02F1 <sub>16</sub>			
02F2 <sub>16</sub>			
02F3 <sub>16</sub>			
02F4 <sub>16</sub>	UART4 Special Mode Register 4	U4SMR4	00 <sub>16</sub>
02F5 <sub>16</sub>	UART4 Special Mode Register 3	U4SMR3	00 <sub>16</sub>
02F6 <sub>16</sub>	UART4 Special Mode Register 2	U4SMR2	00 <sub>16</sub>
02F7 <sub>16</sub>	UART4 Special Mode Register	U4SMR	00 <sub>16</sub>
02F8 <sub>16</sub>	UART4 Transmit/Receive Mode Register	U4MR	00 <sub>16</sub>
02F9 <sub>16</sub>	UART4 Bit Rate Register	U4BRG	XX <sub>16</sub>
02FA <sub>16</sub>	UART4 Transmit Buffer Register	U4TB	XX <sub>16</sub>
02FB <sub>16</sub>			XX <sub>16</sub>
02FC <sub>16</sub>	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000 <sub>2</sub>
02FD <sub>16</sub>	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010 <sub>2</sub>
02FE <sub>16</sub>	UART4 Receive Buffer Register	U4RB	XX <sub>16</sub>
02FF <sub>16</sub>			XX <sub>16</sub>
0300 <sub>16</sub>	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX <sub>2</sub>
0301 <sub>16</sub>			
0302 <sub>16</sub>	Timer A1-1 Register	TA11	XX <sub>16</sub>
0303 <sub>16</sub>			XX <sub>16</sub>
0304 <sub>16</sub>	Timer A2-1 Register	TA21	XX <sub>16</sub>
0305 <sub>16</sub>			XX <sub>16</sub>
0306 <sub>16</sub>	Timer A4-1 Register	TA41	XX <sub>16</sub>
0307 <sub>16</sub>			XX <sub>16</sub>
0308 <sub>16</sub>	Three-Phase PWM Control Register 0	INVC0	00 <sub>16</sub>
0309 <sub>16</sub>	Three-Phase PWM Control Register 1	INVC1	00 <sub>16</sub>
030A <sub>16</sub>	Three-Phase Output Buffer Register 0	IDB0	XX11 1111 <sub>2</sub>
030B <sub>16</sub>	Three-Phase Output Buffer Register 1	IDB1	XX11 1111 <sub>2</sub>
030C <sub>16</sub>	Dead Time Timer	DTT	XX <sub>16</sub>
030D <sub>16</sub>	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XX <sub>16</sub>
030E <sub>16</sub>			
030F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0340 <sub>16</sub>	Count Start Flag	TABSR	00 <sub>16</sub>
0341 <sub>16</sub>	Clock Prescaler Reset Flag	CPSRF	0XXX XXXX <sub>2</sub>
0342 <sub>16</sub>	One-Shot Start Flag	ONSF	00 <sub>16</sub>
0343 <sub>16</sub>	Trigger Select Register	TRGSR	00 <sub>16</sub>
0344 <sub>16</sub>	Up/Down Flag	UDF	00 <sub>16</sub>
0345 <sub>16</sub>			
0346 <sub>16</sub> 0347 <sub>16</sub>	Timer A0 Register	TA0	XX <sub>16</sub> XX <sub>16</sub>
0348 <sub>16</sub> 0349 <sub>16</sub>	Timer A1 Register	TA1	XX <sub>16</sub> XX <sub>16</sub>
034A <sub>16</sub> 034B <sub>16</sub>	Timer A2 Register	TA2	XX <sub>16</sub> XX <sub>16</sub>
034C <sub>16</sub> 034D <sub>16</sub>	Timer A3 Register	TA3	XX <sub>16</sub> XX <sub>16</sub>
034E <sub>16</sub> 034F <sub>16</sub>	Timer A4 Register	TA4	XX <sub>16</sub> XX <sub>16</sub>
0350 <sub>16</sub> 0351 <sub>16</sub>	Timer B0 Register	TB0	XX <sub>16</sub> XX <sub>16</sub>
0352 <sub>16</sub> 0353 <sub>16</sub>	Timer B1 Register	TB1	XX <sub>16</sub> XX <sub>16</sub>
0354 <sub>16</sub> 0355 <sub>16</sub>	Timer B2 Register	TB2	XX <sub>16</sub> XX <sub>16</sub>
0356 <sub>16</sub>	Timer A0 Mode Register	TA0MR	00 <sub>16</sub>
0357 <sub>16</sub>	Timer A1 Mode Register	TA1MR	00 <sub>16</sub>
0358 <sub>16</sub>	Timer A2 Mode Register	TA2MR	00 <sub>16</sub>
0359 <sub>16</sub>	Timer A3 Mode Register	TA3MR	00 <sub>16</sub>
035A <sub>16</sub>	Timer A4 Mode Register	TA4MR	00 <sub>16</sub>
035B <sub>16</sub>	Timer B0 Mode Register	TB0MR	00XX 0000 <sub>2</sub>
035C <sub>16</sub>	Timer B1 Mode Register	TB1MR	00XX 0000 <sub>2</sub>
035D <sub>16</sub>	Timer B2 Mode Register	TB2MR	00XX 0000 <sub>2</sub>
035E <sub>16</sub>	Timer B2 Special Mode Register	TB2SC	XXXX XXX0 <sub>2</sub>
035F <sub>16</sub>	Count Source Prescaler Register <sup>(1)</sup>	TCSPR	0XXX 0000 <sub>2</sub>
0360 <sub>16</sub>			
0361 <sub>16</sub>			
0362 <sub>16</sub>			
0363 <sub>16</sub>			
0364 <sub>16</sub>	UART0 Special Mode Register 4	U0SMR4	00 <sub>16</sub>
0365 <sub>16</sub>	UART0 Special Mode Register 3	U0SMR3	00 <sub>16</sub>
0366 <sub>16</sub>	UART0 Special Mode Register 2	U0SMR2	00 <sub>16</sub>
0367 <sub>16</sub>	UART0 Special Mode Register	U0SMR	00 <sub>16</sub>
0368 <sub>16</sub>	UART0 Transmit/Receive Mode Register	U0MR	00 <sub>16</sub>
0369 <sub>16</sub>	UART0 Bit Rate Register	U0BRG	XX <sub>16</sub>
036A <sub>16</sub> 036B <sub>16</sub>	UART0 Transmit Buffer Register	U0TB	XX <sub>16</sub> XX <sub>16</sub>
036C <sub>16</sub>	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000 <sub>2</sub>
036D <sub>16</sub>	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010 <sub>2</sub>
036E <sub>16</sub> 036F <sub>16</sub>	UART0 Receive Buffer Register	U0RB	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTE:

1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Value	Unit
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage	V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>CC2</sub>	Supply Voltage	-	-0.3 to V <sub>CC1</sub>	V
AV <sub>CC</sub>	Analog Supply Voltage	V <sub>CC1</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>I</sub>	Input Voltage	RESET, CNV <sub>SS</sub> , BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, V <sub>REF</sub> , X <sub>IN</sub>	-0.3 to V <sub>CC1</sub> +0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57	-0.3 to V <sub>CC2</sub> +0.3	
		P70, P71	-0.3 to 6.0	
V <sub>O</sub>	Output Voltage	P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, X <sub>OUT</sub>	-0.3 to V <sub>CC1</sub> +0.3	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57	-0.3 to V <sub>CC2</sub> +0.3	
		P70, P71	-0.3 to 6.0	
P <sub>d</sub>	Power Dissipation	T <sub>opr</sub> =25° C	500	mW
T <sub>opr</sub>	Operating Ambient Temperature		-20 to 85/ -40 to 85 <sup>(1)</sup>	° C
T <sub>stg</sub>	Storage Temperature		-65 to 150	° C

**NOTE:**

1. Contact our sales office if temperature range of -40 to 85° C is required.

**Table 5.2 Recommended Operating Conditions**  
**(V<sub>CC1</sub>= V<sub>CC2</sub>=3.0V to 5.5V at Topr=– 20 to 85°C unless otherwise specified)**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage (V <sub>CC1</sub> ≥ V <sub>CC2</sub> )	3.0	5.0	5.5	V
AV <sub>CC</sub>	Analog Supply Voltage		V <sub>CC1</sub>		V
V <sub>SS</sub>	Supply Voltage		0		V
AV <sub>SS</sub>	Analog Supply Voltage		0		V
V <sub>IH</sub>	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57	0.8V <sub>CC2</sub>	V <sub>CC2</sub>	V
		P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8V <sub>CC1</sub>	V <sub>CC1</sub>	
		P70, P71	0.8V <sub>CC1</sub>	6.0	
		P00-P07, P10-P17 (in single-chip mode)	0.8V <sub>CC2</sub>	V <sub>CC2</sub>	
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0.5V <sub>CC2</sub>	V <sub>CC2</sub>	
V <sub>IL</sub>	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57	0	0.2V <sub>CC2</sub>	V
		P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, RESET, CNV <sub>SS</sub> , BYTE	0	0.2V <sub>CC1</sub>	
		P00-P07, P10-P17 (in single-chip mode)	0	0.2V <sub>CC2</sub>	
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0	0.16V <sub>CC2</sub>	
I <sub>OH(peak)</sub>	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107		-10.0	mA
I <sub>OH(avg)</sub>	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107		-5.0	mA
I <sub>OL(peak)</sub>	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107		10.0	mA
I <sub>OL(avg)</sub>	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107		5.0	mA

## NOTES:

- Typical values when average output current is 100 ms.
- Total I<sub>OL(peak)</sub> for P0, P1, P2, P86, P87, P9, and P10 must be 80 mA or less.  
 Total I<sub>OL(peak)</sub> for P3, P4, P5, P6, P7, and P80 to P84 must be 80 mA or less.  
 Total I<sub>OH(peak)</sub> for P0, P1, and P2 must be -40 mA or less.  
 Total I<sub>OH(peak)</sub> for P86, P87, P9, and P10 must be -40 mA or less.  
 Total I<sub>OH(peak)</sub> for P3, P4, and P5 must be -40 mA or less.  
 Total I<sub>OH(peak)</sub> for P6, P7, and P80 to P84 must be -40 mA or less.
- V<sub>IH</sub> and V<sub>IL</sub> reference for P87 applies when P87 is used as a programmable input port.  
 It does not apply when P87 is used as X<sub>CIN</sub>.

$V_{CC1}=V_{CC2}=5V$

**Table 5.3 Electrical Characteristics****( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$ ,  $f(BCLK)=32MHz$  unless otherwise specified)**

Symbol	Parameter		Condition	Standard			Unit	
				Min.	Typ.	Max.		
V <sub>OH</sub>	Output High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57	I <sub>OH</sub> =-5mA	V <sub>CC2</sub> -2.0		V <sub>CC2</sub>	V	
		P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107	I <sub>OH</sub> =-5mA	V <sub>CC1</sub> -2.0		V <sub>CC1</sub>		
	X <sub>OUT</sub>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57	I <sub>OH</sub> =-200μA	V <sub>CC2</sub> -0.3		V <sub>CC2</sub>	V	
		P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107	I <sub>OH</sub> =-200μA	V <sub>CC1</sub> -0.3		V <sub>CC1</sub>		
	X <sub>COUT</sub>		I <sub>OH</sub> =-1mA	3.0		V <sub>CC1</sub>	V	
V <sub>OL</sub>	Output Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107	I <sub>OL</sub> =5mA			2.0	V	
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107	I <sub>OL</sub> =200μA			0.45	V	
	X <sub>OUT</sub>		I <sub>OL</sub> =1mA			2.0	V	
	X <sub>COUT</sub>		High Power	No load applied		0		V
			Low Power	No load applied		0		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB5 <sub>IN</sub> , INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0-CLK4, TA0 <sub>OUT</sub> -TA4 <sub>OUT</sub> , NMI, K10-K13, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V	
		RESET		0.2		1.8	V	
I <sub>IH</sub>	Input High ("H") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =5V			5.0	μA	
I <sub>IL</sub>	Input Low ("L") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-5.0	μA	
R <sub>PULLUP</sub>	Pull-up Resistance	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107	V <sub>I</sub> =0V	20	40	167	kΩ	
R <sub>fXIN</sub>	Feedback Resistance	X <sub>IN</sub>			1.5		MΩ	
R <sub>fXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>			15		MΩ	
V <sub>RAM</sub>	RAM Standby Voltage	In stop mode		2.0			V	
I <sub>CC</sub>	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(BCLK)=32 MHz, Square wave, No division		22	60	mA	
			f(BCLK)=32 kHz, In wait mode, T <sub>opr</sub> =25° C		10		μA	
			While clock stops, T <sub>opr</sub> =25° C		0.8	5	μA	
			While clock stops, T <sub>opr</sub> =85° C			20	μA	

$$V_{CC1}=V_{CC2}=5V$$

**Table 5.4 A/D Conversion Characteristics ( $V_{CC1}=V_{CC2}=AV_{CC}=V_{REF}=4.2$  to  $5.5V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$ ,  $f(BCLK) = 32MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit	
			Min.	Typ.	Max.		
-	Resolution	$V_{REF}=V_{CC1}$			10	Bits	
INL	Integral Nonlinearity Error	$V_{REF}=V_{CC1}=V_{CC2}=5V$	AN <sub>0</sub> to AN <sub>7</sub> , ANEX <sub>0</sub> , ANEX <sub>1</sub>			±3	LSB
							LSB
		External op-amp connection mode			±7	LSB	
DNL	Differential Nonlinearity Error				±1	LSB	
-	Offset Error				±3	LSB	
-	Gain Error				±3	LSB	
RLADDER	Resistor Ladder	$V_{REF}=V_{CC1}$	8		40	kΩ	
t <sub>CONV</sub>	10-bit Conversion Time <sup>(1, 2)</sup>		2.06			μs	
t <sub>CONV</sub>	8-bit Conversion Time <sup>(1, 2)</sup>		1.75			μs	
t <sub>SAMP</sub>	Sampling Time <sup>(1)</sup>		0.188			μs	
V <sub>REF</sub>	Reference Voltage		2		V <sub>CC1</sub>	V	
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V	

## NOTES:

1. Divide  $f(X_{IN})$ , if exceeding 16 MHz, to keep  $\phi_{AD}$  frequency at 16 MHz or less.
2. With using the sample and hold function.

**Table 5.5 D/A Conversion Characteristics ( $V_{CC1}=V_{CC2}=V_{REF}=4.2$  to  $5.5V$ ,  $V_{SS}=AV_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$ ,  $f(BCLK) = 32MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.5	mA

## NOTE:

1. Measurement when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter, not being used, is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.  
I<sub>VREF</sub> flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V<sub>REF</sub> connection).

$$V_{CC1}=V_{CC2}=5V$$

### Timing Requirements

( $V_{CC1}=V_{CC2}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$  at  $T_{opr}=-20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.6 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c$	External Clock Input Cycle Time	31.25		ns
$t_{w(H)}$	External Clock Input High ("H") Width	13.75		ns
$t_{w(L)}$	External Clock Input Low ("L") Width	13.75		ns
$t_r$	External Clock Rise Time		5	ns
$t_f$	External Clock Fall Time		5	ns

**Table 5.7 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{ac1(RD-DB)}$	Data Input Access Time (RD standard)		(Note 1)	ns
$t_{ac1(AD-DB)}$	Data Input Access Time (AD standard, CS standard)		(Note 1)	ns
$t_{ac2(RD-DB)}$	Data Input Access Time (RD standard, when accessing a space with the multiplexrd bus)		(Note 1)	ns
$t_{ac2(AD-DB)}$	Data Input Access Time (AD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
$t_{su(DB-BCLK)}$	Data Input Setup Time	26		ns
$t_{su(RDY-BCLK)}$	$\overline{RDY}$ Input Setup Time	26		ns
$t_{su(HOLD-BCLK)}$	$\overline{HOLD}$ Input Setup Time	30		ns
$t_{h(RD-DB)}$	Data Input Hold Time	0		ns
$t_{h(BCLK-RDY)}$	$\overline{RDY}$ Input Hold Time	0		ns
$t_{h(BCLK-HOLD)}$	$\overline{HOLD}$ Input Hold Time	0		ns
$t_{d(BCLK-HLDA)}$	$\overline{HLDA}$ Output Delay Time		25	ns

**NOTE:**

1. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. Insert a wait state or lower the operation frequency,  $f_{(BCLK)}$ , if the calculated value is negative.

$$t_{ac1(RD-DB)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)+1)$$

$$t_{ac1(AD-DB)} = \frac{10^9 \times n}{f_{(BCLK)}} - 35 \quad [\text{ns}] \text{ (if external bus cycle is } a\phi + b\phi, n=a+b)$$

$$t_{ac2(RD-DB)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \text{ (if external bus cycle is } a\phi + b\phi, m=(bx2)-1)$$

$$t_{ac2(AD-DB)} = \frac{10^9 \times p}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \text{ (if external bus cycle is } a\phi + b\phi, p=\{(a+b-1)x2\}+1)$$

$$V_{CC1}=V_{CC2}=5V$$

### Timing Requirements

( $V_{CC1} = V_{CC2} = 4.2$  to  $5.5V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.13 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TB <sub>iIN</sub> Input Cycle Time (counted on one edge)	100		ns
$t_{w(TBH)}$	TB <sub>iIN</sub> Input High ("H") Width (counted on one edge)	40		ns
$t_{w(TBL)}$	TB <sub>iIN</sub> Input Low ("L") Width (counted on one edge)	40		ns
$t_{c(TB)}$	TB <sub>iIN</sub> Input Cycle Time (counted on both edges)	200		ns
$t_{w(TBH)}$	TB <sub>iIN</sub> Input High ("H") Width (counted on both edges)	80		ns
$t_{w(TBL)}$	TB <sub>iIN</sub> Input Low ("L") Width (counted on both edges)	80		ns

**Table 5.14 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TB <sub>iIN</sub> Input Cycle Time	400		ns
$t_{w(TBH)}$	TB <sub>iIN</sub> Input High ("H") Width	200		ns
$t_{w(TBL)}$	TB <sub>iIN</sub> Input Low ("L") Width	200		ns

**Table 5.15 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TB <sub>iIN</sub> Input Cycle Time	400		ns
$t_{w(TBH)}$	TB <sub>iIN</sub> Input High ("H") Width	200		ns
$t_{w(TBL)}$	TB <sub>iIN</sub> Input Low ("L") Width	200		ns

**Table 5.16 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	AD <sub>TRG</sub> Input Cycle Time (required for trigger)	1000		ns
$t_{w(ADL)}$	AD <sub>TRG</sub> Input Low ("L") Width	125		ns

**Table 5.17 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <sub>i</sub> Input Cycle Time	200		ns
$t_{w(CKH)}$	CLK <sub>i</sub> Input High ("H") Width	100		ns
$t_{w(CKL)}$	CLK <sub>i</sub> Input Low ("L") Width	100		ns
$t_{d(C-Q)}$	TxD <sub>i</sub> Output Delay Time		80	ns
$t_{h(C-Q)}$	TxD <sub>i</sub> Hold Time	0		ns
$t_{su(D-C)}$	RxD <sub>i</sub> Input Setup Time	30		ns
$t_{h(C-Q)}$	RxD <sub>i</sub> Input Hold Time	90		ns

**Table 5.18 External Interrupt INT<sub>i</sub> Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	INT <sub>i</sub> Input High ("H") Width	250		ns
$t_{w(INL)}$	INT <sub>i</sub> Input Low ("L") Width	250		ns

$$V_{CC1}=V_{CC2}=5V$$

### Switching Characteristics

( $V_{CC} = 4.2$  to  $5.5V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.20 Memory Expansion Mode and Microprocessor Mode**  
(when accessing an external memory space with the multiplexed bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
$t_{d(BCLK-AD)}$	Address Output Delay Time	See Figure 5.1		18	ns
$t_{h(BCLK-AD)}$	Address Output Hold Time (BCLK standard)		-3		ns
$t_{h(RD-AD)}$	Address Output Hold Time (RD standard)		(Note 1)		ns
$t_{h(WR-AD)}$	Address Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip-Select Signal Output Delay Time			18	ns
$t_{h(BCLK-CS)}$	Chip-Select Signal Output Hold Time (BCLK standard)		-3		ns
$t_{h(RD-CS)}$	Chip-Select Signal Output Hold Time (RD standard)		(Note 1)		ns
$t_{h(WR-CS)}$	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-RD)}$	RD Signal Output Delay Time			18	ns
$t_{h(BCLK-RD)}$	RD Signal Output Hold Time		-5		ns
$t_{d(BCLK-WR)}$	WR Signal Output Delay Time			18	ns
$t_{h(BCLK-WR)}$	WR Signal Output Hold Time		-5		ns
$t_{d(DB-WR)}$	Data Output Delay Time (WR standard)		(Note 2)		ns
$t_{h(WR-DB)}$	Data Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-ALE)}$	ALE Signal Output Delay Time (BCLK standard)			18	ns
$t_{h(BCLK-ALE)}$	ALE Signal Output Hold Time (BCLK standard)		-5		ns
$t_{d(AD-ALE)}$	ALE Signal Output Delay Time (address standard)		(Note 3)		ns
$t_{h(ALE-AD)}$	ALE Signal Output Hold Time (address standard)		(Note 4)		ns
$t_{dz(RD-AD)}$	Address Output Float Start Time			8	ns

#### NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{h(RD-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(RD-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$t_{d(DB-WR)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 25 \quad [\text{ns}] \quad (\text{if external bus cycle is } a\phi + b\phi, m = (bx2)-1)$$

3. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$t_{d(AD-ALE)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 20 \quad [\text{ns}] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle.

$$t_{h(ALE-AD)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}] \quad (\text{if external bus cycle is } a\phi + b\phi, n = a)$$




Figure 5.2 V<sub>CC1</sub>=V<sub>CC2</sub>=5V Timing Diagram (1)




Figure 5.5  $V_{CC1}=V_{CC2}=5V$  Timing Diagram (4)

$$V_{CC1}=V_{CC2}=3.3V$$

### Switching Characteristics

( $V_{CC1}=V_{CC2}=3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 5.37 Memory Expansion Mode and Microprocessor Mode  
(when accessing external memory space)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min.	Max.	
$t_{d(BCLK-AD)}$	Address Output Delay Time	See Figure 5.1		18	ns
$t_{h(BCLK-AD)}$	Address Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-AD)}$	Address Output Hold Time (RD standard)		0		ns
$t_{h(WR-AD)}$	Address Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip-Select Signal Output Delay Time			18	ns
$t_{h(BCLK-CS)}$	Chip-Select Signal Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-CS)}$	Chip-Select Signal Output Hold Time (RD standard)		0		ns
$t_{h(WR-CS)}$	Chip-Select Signal Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-RD)}$	RD Signal Output Delay Time			18	ns
$t_{h(BCLK-RD)}$	RD Signal Output Hold Time		-3		ns
$t_{d(BCLK-WR)}$	WR Signal Output Delay Time			18	ns
$t_{h(BCLK-WR)}$	WR Signal Output Hold Time		0		ns
$t_{d(DB-WR)}$	Data Output Delay Time (WR standard)		(Note 2)		ns
$t_{h(WR-DB)}$	Data Output Hold Time (WR standard)		(Note 1)		ns
$t_{w(WR)}$	WR Output Width		(Note 2)		ns

#### NOTES:

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 20 \quad [ns]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles.

$$t_{w(WR)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 15 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, n=(b \times 2)-1)$$

$$t_{d(DB-WR)} = \frac{10^9 \times m}{f_{(BCLK)}} - 20 \quad [ns] \quad (\text{if external bus cycle is } a\phi + b\phi, m=b)$$




Figure 5.8 Vcc1=Vcc2=3.3V Timing Diagram (3)

REVISION HISTORY

M32C/80 Group Datasheet

Rev.	Date	Description																			
		Page	Summary																		
0.10	Sep., 02	–	New Document																		
0.11	Sep., 02	3	Table 1.1.1 "CAN" deleted																		
0.12	Nov., 02	3	Table 1.1.1 "4.2 to 5.5V" --> "3.0 to 5.5V" "3.0 to 3.6V (f(XIN)=20MHz without software wait)" deleted "26mA (f(XIN)=20MHz without software wait, Vcc=3.3V)" deleted																		
0.30	Aug., 02	–	<table border="0"> <tr> <td>1. Overview</td> <td>changed</td> </tr> <tr> <td>1.2 Performance Outline</td> <td>changed</td> </tr> <tr> <td>1.3 Block Diagram</td> <td>added</td> </tr> <tr> <td>1.5 Pin Assignments</td> <td>changed</td> </tr> <tr> <td>Table 1.3 Pin Characteristics for 100-Pin Package</td> <td>changed</td> </tr> <tr> <td>1.6 Pin Description</td> <td>added</td> </tr> <tr> <td>2. Central Processing Unit (CPU)</td> <td>added</td> </tr> <tr> <td>3. Memory</td> <td>added</td> </tr> <tr> <td>4. Special Function Registers (SFR)</td> <td>added</td> </tr> </table>	1. Overview	changed	1.2 Performance Outline	changed	1.3 Block Diagram	added	1.5 Pin Assignments	changed	Table 1.3 Pin Characteristics for 100-Pin Package	changed	1.6 Pin Description	added	2. Central Processing Unit (CPU)	added	3. Memory	added	4. Special Function Registers (SFR)	added
1. Overview	changed																				
1.2 Performance Outline	changed																				
1.3 Block Diagram	added																				
1.5 Pin Assignments	changed																				
Table 1.3 Pin Characteristics for 100-Pin Package	changed																				
1.6 Pin Description	added																				
2. Central Processing Unit (CPU)	added																				
3. Memory	added																				
4. Special Function Registers (SFR)	added																				
0.40	Jun., 04	All pages	Words standardized: On-chip oscillator, A/D converter and D/A converter																		
1.00	Nov., 04	2, 3	<b>Overview</b> <ul style="list-style-type: none"> <li>• <b>Table 1.1 and 1.2 M32C/80 Group Performance</b>                      "When using 16-bit bus" added to I/O ports                      "Option" deleted from Serial I/O, I<sup>2</sup>C bus, and IEBus                      "Voltage Detection Circuit" added                      Value added to "Power Consumption"                      "Flash Memory" added</li> </ul>																		
		4	• <b>1.3 Block Diagram</b> Description deleted																		
		5	• <b>Figure 1.2 ROM/RAM Capacity</b> deleted																		
		11	• <b>Table 1.3 M32C/85 Group</b> Note1 deleted • <b>Table 1.5 Pin Description</b> Note 1 added to I/O ports																		
		23	<b>Memory</b> <ul style="list-style-type: none"> <li>• Chapter Description modified</li> <li>• <b>Figure 3.1 Memory Map</b> modified</li> </ul>																		
		16-	<b>SFR</b> <ul style="list-style-type: none"> <li>• "X: Nothing is assigned" modified to "X: Indeterminate"</li> <li>• "?: Indeterminate" modified to "X: Indeterminate"</li> <li>• "Users cannot use any symbols with *" deleted</li> <li>• Register names, symbols, value after RESET of addresses 0017<sub>16</sub>, 001B<sub>16</sub>, 001F<sub>16</sub>, 002B<sub>16</sub>, 002F<sub>16</sub>, 004C<sub>16</sub>, and 004D<sub>16</sub> deleted</li> <li>• Value after RESET in the PM0 register revised</li> </ul>																		
		16	• Note 3 deleted																		
		29	• Note 1 added to addresses 03E0 <sub>16</sub> to 03EB <sub>16</sub>																		

REVISION HISTORY

M32C/80 Group Datasheet

Rev.	Date	Description	
		Page	Summary
		30-	<b>Electrical Characteristics</b> <ul style="list-style-type: none"> <li>• This chapter added</li> </ul>
1.10	Nov., 05	All pages	Package code changed: 100P6Q-A to PLQP0100KB-A and 100P6S-A to PRQP0100JB-A
		1	<b>Overview</b> <ul style="list-style-type: none"> <li>• Note that the M32C/80 Group is ROMless device added</li> </ul>
		2	<ul style="list-style-type: none"> <li>• <b>Table 1.1 M32C/80 Group Performance</b> Item "HDLC Data Processing" changed to "Intelligent I/O Communication Function"; item "Flash Memory" deleted</li> </ul>
		3	<ul style="list-style-type: none"> <li>• <b>Figure 1.1 M32C/80 Group Block Diagram</b> Notes 1 and 2 added</li> </ul>
		9	<ul style="list-style-type: none"> <li>• <b>Table 1.4 Pin Description</b> Supply voltage for analog power supply input modified "-" to "VCC1"; description for CNVSS changed; supply voltage for <math>\overline{\text{INT}}</math> interrupt input modified; note for I/O ports added</li> </ul>
		15	<b>Memory</b> <ul style="list-style-type: none"> <li>• <b>Figure 3.1 Memory Map</b> Diagram changed; note added</li> </ul>
		16	<b>Special Function Registers (SFRs)</b> <ul style="list-style-type: none"> <li>• Note 2 deleted</li> </ul>
		17	<ul style="list-style-type: none"> <li>• Values after RESET in the RMAD6 and RMAD7 registers modified</li> </ul>
		19	<ul style="list-style-type: none"> <li>• Value after RESET in the RLVL register modified</li> </ul>
		20	<ul style="list-style-type: none"> <li>• Value after RESET in the GORB register modified</li> </ul>
21	<ul style="list-style-type: none"> <li>• Values after RESET in the G0EMR, G0ERC, and G0IRF registers modified</li> </ul>		
26	<ul style="list-style-type: none"> <li>• Value after RESET in the TCSFR register modified; note 1 added</li> </ul>		
27, 28	<ul style="list-style-type: none"> <li>• Register names, symbols, and value after RESET of addresses 039216 and 03AC16 deleted</li> </ul>		
28	<ul style="list-style-type: none"> <li>• Value after RESET in the PSC register modified</li> </ul>		
30-	<b>Electrical Characteristics</b> <ul style="list-style-type: none"> <li>• Ports P11 to P15 deleted</li> </ul>		
32	<ul style="list-style-type: none"> <li>• <b>Table 5.2 Recommended Operating Conditions</b> f(BCLK) standard added</li> </ul>		
33	<ul style="list-style-type: none"> <li>• <b>Table 5.3 Electrical Characteristics</b> Max. standard for ICC modified</li> </ul>		
34	<ul style="list-style-type: none"> <li>• <b>Table 5.4 A/D Conversion Characteristics</b> AN00 to AN07 deleted from "INL" row</li> </ul>		
35	<ul style="list-style-type: none"> <li>• <b>Table 5.7 Memory Expansion Mode and Microprocessor Mode</b> Expressions on note 1 corrected</li> </ul>		
41	<ul style="list-style-type: none"> <li>• <b>Figure 5.2 VCC1=VCC2=5V Timing Diagram (1)</b> Expression for tcyc added; note 3 corrected</li> </ul>		
42	<ul style="list-style-type: none"> <li>• <b>Figure 5.3 VCC1=VCC2=5V Timing Diagram (2)</b> Expression for tcyc added; notes 1 and 2 corrected</li> </ul>		
46	<ul style="list-style-type: none"> <li>• <b>Table 5.22 A/D Conversion Characteristics</b> Min. standard for VREF modified</li> </ul>		
47	<ul style="list-style-type: none"> <li>• <b>Table 5.25 Memory Expansion Mode and Microprocessor Mode</b> Expressions on note 1 corrected</li> </ul>		
52	<ul style="list-style-type: none"> <li>• <b>Figure 5.6 VCC1=VCC2=3.3V Timing Diagram (1)</b> Expression for tcyc added; note 3 corrected</li> </ul>		