



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (64K × 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.15V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27j13-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F26J13 PIC18LF26J13
- PIC18F27J13 PIC18LF27J13
- PIC18F46J13 PIC18LF46J13
- PIC18F47J13 PIC18LF47J13

1.1 Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18F47J13 Family incorporate a range of features that can significantly reduce power consumption during operation. Key features are:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operational requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the users to incorporate power-saving ideas into their application's software design.
- **Deep Sleep:** The 2.5V internal core voltage regulator on F parts can be shutdown to cut power consumption to as low as 15 nA (typical). Certain features can remain operating during Deep Sleep, such as the Real-Time Clock Calendar.
- Ultra Low Power Wake-Up: Waking from Sleep or Deep Sleep modes after a period of time can be done without an oscillator/clock source, saving power for applications requiring periodic activity.

1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F47J13 Family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- An internal oscillator block, which provides an 8 MHz clock and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of six user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of eight clock frequencies. This option frees an oscillator pin for use as an additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier available to the high-speed crystal, and external and internal oscillators, providing a clock speed up to 48 MHz.

The internal oscillator block provides a stable reference source that gives the PIC18F47J13 Family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset (POR), or wake-up from Sleep mode, until the primary clock source is available.

REGISTER 3-	-3: OSCC	ON2: OSCIL	LATOR CON	ITROL REGI	STER 2 (ACC	CESS F87h)	
U-0	R-0 ⁽²⁾	U-0	R/W-1	R/W-0 ⁽²⁾	R/W-1	U-0	U-0
_	SOSCRUN	_	SOSCDRV	SOSCGO ⁽³⁾	—	_	_
bit 7			·			•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 7	Unimplement	ted: Read as	0'				
bit 6	SOSCRUN: S	SOSC Run Sta	tus bit				
	1 = System c 0 = System c	lock comes fro	om secondary om an oscillato	SOSC or other than SO	OSC		
bit 5	Unimplemented: Read as '0'						
bit 4	SOSCDRV: SOSC Drive Control bit						
	1 = T1OSC/S 0 = Low-powe	OSC oscillato er T1OSC/SO	or drive circuit i SC circuit is se	s selected by 0 elected	Configuration b	its, CONFIG2L<	4:3>
bit 3	SOSCGO: Oscillator Start Control bit ⁽³⁾						
	 1 = Turns on the oscillator, even if no peripherals are requesting it 0 = Oscillator is shut off unless peripherals are requesting it 						
bit 2	Reserved: Maintain as '1'						
bit 1-0	Unimplement	ted: Read as	·0'				
Note 1: Res	et value is '0' v	vhen Two-Spe	ed Start-up is o	enabled and '1	' if disabled.		

- 2: Default output frequency of INTOSC on Reset (4 MHz).
- 3: When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.

4.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 30-14) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle or Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS bits to '00' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<1:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD, is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

6.4.3.1 FSR Registers and the INDF Operand (INDF)

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of INDF operands: INDF0 through INDF2. These can be presumed as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



7.5.2 FLASH PROGRAM MEMORY WRITE SEQUENCE (WORD PROGRAMMING)

The PIC18F47J13 Family of devices has a feature that allows programming a single word (two bytes). This feature is enabled when the WPROG bit is set. If the memory location is already erased, the following sequence is required to enable this feature:

- 1. Load the Table Pointer register with the address of the data to be written. (It must be an even address.)
- 2. Write the 2 bytes into the holding registers by performing table writes. (Do not post-increment

on the second table write.)

- Set the WREN bit (EECON1<2>) to enable writes and the WPROG bit (EECON1<5>) to select Word Write mode.
- 4. Disable interrupts.
- 5. Write 55h to EECON2.
- 6. Write 0AAh to EECON2.
- 7. Set the WR bit; this will begin the write cycle.
- The CPU will stall for the duration of the write for TIW (see parameter D133A).
- 9. Re-enable interrupts.

	MOVIW	CODE ADDE IIDDED		Load TRIPTP with the base address
	MOVINE		,	Load Ibbill with the base address
	MOTITE	IBLFIKU		
	MOVLW	CODE_ADDR_HIGH		
	MOVWE	TBLPTRH		
	MOVLW	CODE_ADDR_LOW	;	The table pointer must be loaded with an even
				address
	MOVWF	TBLPTRL		
	MOVLW	DATA0	;	LSB of word to be written
	MOVWF	TABLAT		
	TBLWT*+			
	MOVLW	DATA1	;	MSB of word to be written
	MOVWF	TABLAT		
	TBLWT*		;	The last table write must not increment the table
				pointer! The table pointer needs to point to the
				MSB before starting the write operation
				Nob before Starting the write operation.
DDOCDAM MEMODY				
PROGRAM_MEMORI	DOD	FEGOVI1 MDDOG		
	BSF	EECONI, WPROG	;	enable single word write
	BSF	EECONI, WREN	;	enable write to memory
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	0x55		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	0xAA		
	MOVWF	EECON2	;	write AAh
	BSF	EECON1, WR	;	start program (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts
	BCF	EECON1, WPROG	;	disable single word write
	BCF	EECON1, WREN	;	disable write to memory
		·		-

EXAMPLE 7-4: SINGLE-WORD WRITE TO FLASH PROGRAM MEMORY



FIGURE 11-22: WRITE TIMING, 16-BIT DATA, DEMULTIPLEXED ADDRESS

				1 1				
PMCS	 		1 1					
PMD<7:0>	 -(;	LSB	ı •	<u>X</u>	MSB	ı •		
PMA<7:0>			1	i	1			
PMWR	 :)		((
PMRD	 		1 1	1 1				
PMBE	 Ì.			<u> </u>			(
PMPIF			1 1	1 1	i i	1 1	1	
BUSY						1		
			1 1	1	1	1	l I	

FIGURE 11-23: READ TIMING, 16-BIT MULTIPLEXED DATA, PARTIALLY MULTIPLEXED ADDRESS



13.2 Timer1 Operation

The Timer1 module is an 8-bit or 16-bit incrementing counter, which is accessed through the TMR1H:TMR1L register pair.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively.

When Timer1 is enabled, the RC1/CCP8/T1OSI/RP12 and RC0/T1OSO/T1CKI/RP11 pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

13.3 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Register 13-1 displays the clock source selections.

13.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

13.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI, or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR Reset
- Write to TMR1H or TMR1L
- Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0)

when T1CKI is high, then Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	T1OSCEN Clock Source		
0	1	X	Clock Source (Fosc)	
0	0	Х	Instruction Clock (Fosc/4)	
1	0	0	0 External Clock on T1CKI Pin	
1	0	1	Oscillator Circuit on T1OSI/T1OSO Pin	

TABLE 13-1: TIMER1 CLOCK SOURCE SELECTION

13.4 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

13.5 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins, T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is depicted in Figure 13-2. Table 13-2 provides the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 13-2: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



TABLE 13-2: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR^(2,3,4,5)

Oscillator Type	Freq.	C1	C2					
LP	32 kHz	12 pF ⁽¹⁾	12 pF ⁽¹⁾					
Note 1:	Microchip suggests these values as a starting point in validating the oscillator circuit.							
2:	Higher capacitance increases the stabil- ity of the oscillator but also increases the start-up time.							
3:	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.							
4:	Capacitor values are for design guid- ance only. Values listed would be typical of a $CL = 10 \text{ pF}$ rated crystal when SOSCSEL = 0b11.							
5:	Incorrect capa a frequency	citance value not meeting	may result in the crystal					

manufacturer's tolerance specification. The Timer1 crystal oscillator drive level is determined based on the SOSCSEL (CONFIG2L<3:4>) Configuration bit. The Higher Drive Level mode, SOSCSEL = 0b11, is intended to drive a wide variety of 32.768 kHz crystals with a variety of load capacitance (CL) ratings.

The Lower Drive Level mode is highly optimized for extremely low-power consumption. It is not intended to drive all types of 32.768 kHz crystals. In the Low Drive Level mode, the crystal oscillator circuit may not work correctly if excessively large discrete capacitors are placed on the T1OSI and T1OSO pins. This mode is only designed to work with discrete capacitances of approximately 3 pF-10 pF on each pin.

Crystal manufacturers usually specify a CL (load capacitance) rating for their crystals. This value is related to, but not necessarily the same as, the values that should be used for C1 and C2 in Figure 13-2. See the crystal manufacturer's applications information for more details on how to select the optimum C1 and C2 for a given crystal. The optimum value depends in part on the amount of parasitic capacitance in the circuit, which is often unknown. Therefore, after values have been selected, it is highly recommended that thorough testing and validation of the oscillator be performed.

13.8.4 TIMER1 GATE SINGLE PULSE MODE

When Timer1 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/T1DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/T1DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/T1DONE bit is once again set in software.

Clearing the T1GSPM <u>bit of the T1GCON</u> register will also clear the T1GGO/T1DONE bit. See Figure 13-6 for timing details.

Enabling the Toggle mode and the Single Pulse mode, simultaneously, will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 13-7 for timing details.

13.8.5 TIMER1 GATE VALUE STATUS

When the Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).



FIGURE 13-6: TIMER1 GATE SINGLE PULSE MODE

15.6 Timer3/5 Interrupt

The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 15-3 gives each module's flag bit.

TABLE 15-3: TIMER3/5 INTERRUPT FLAG BITS

Timer Module	Flag Bit
3	PIR2<1>
5	PIR5<1>

This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 15-4 gives each module's enable bit.

TABLE 15-4: TIMER3/5 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
3	PIE2<1>
5	PIE5<2>

15.7 Resetting Timer3/5 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled. (For more information, see Section 19.3.4 "Special Event Trigger".)

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for TimerX.

If Timerx is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note:	The Special Event Triggers from the						
	ECCPx module will only clear the TMR3						
	register's content, but not set the TMR3IF						
	interrupt flag bit (PIR1<0>).						

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 18-3 and Register 19-2.

17.1.4 RTCEN BIT WRITE

An attempt to write to the RTCEN bit while RTCWREN = 0 will be ignored. RTCWREN must be set before a write to RTCEN can take place.

Like the RTCEN bit, the RTCVALH and RTCVALL registers can only be written to when RTCWREN = 1. A write to these registers, while RTCWREN = 0, will be ignored.

FIGURE 17-2: TIMER DIGIT FORMAT

17.2 Operation

17.2.1 REGISTER INTERFACE

The register interface for the RTCC and alarm values is implemented using the Binary Coded Decimal (BCD) format. This simplifies the firmware when using the module, as each of the digits is contained within its own 4-bit value (see Figure 17-2 and Figure 17-3).



FIGURE 17-3: ALARM DIGIT FORMAT



Calibration of the crystal can be done through this module to yield an error of 3 seconds or less per month.

(For further details, see Section 17.2.9 "Calibration".)

17.2.2 CLOCK SOURCE

As mentioned earlier, the RTCC module is intended to be clocked by an external Real-Time Clock (RTC) crystal oscillating at 32.768 kHz, but can also be clocked by the INTRC. The RTCC clock selection is decided by the RTCOSC bit (CONFIG3L<1>).

FIGURE 17-4: CLOCK SOURCE MULTIPLEXING



17.2.2.1 Real-Time Clock Enable

The RTCC module can be clocked by an external, 32.768 kHz crystal (Timer1 oscillator or T1CKI input) or the INTRC oscillator, which can be selected in CON-FIG3L<1>.

If the Timer1 oscillator will be used as the clock source for the RTCC, make sure to enable it by setting T1CON<3> (T1OSCEN). The selected RTC clock can be brought out to the RTCC pin by the RTSECSEL<1:0> bits in the PADCFG1 register.

17.2.3 DIGIT CARRY RULES

This section explains which timer values are affected when there is a rollover.

- Time of Day: From 23:59:59 to 00:00:00 with a carry to the Day field
- Month: From 12/31 to 01/01 with a carry to the Year field
- Day of Week: From 6 to 0 with no carry (see Table 17-1)
- Year Carry: From 99 to 00; this also surpasses the use of the RTCC

For the day to month rollover schedule, see Table 17-2.

Considering that the following values are in BCD format, the carry to the upper BCD digit will occur at a count of 10 and not at 16 (SECONDS, MINUTES, HOURS, WEEKDAY, DAYS and MONTHS).

TABLE 17-1:	DAY OF WEEK SCHEDULE
ADEE 17-1.	DAT OF MELK SOULDOLL

Day of Week				
Sunday	0			
Monday	1			
Tuesday	2			
Wednesday	3			
Thursday	4			
Friday	5			
Saturday	6			

17.3 Alarm

The alarm features and characteristics are:

- · Configurable from half a second to one year
- Enabled using the ALRMEN bit (ALRMCFG<7>, Register 17-4)
- Offers one time and repeat alarm options

17.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit.

This bit is cleared when an alarm is issued. The bit will not be cleared if the CHIME bit = 1 or if ALRMRPT $\neq 0$.

The interval selection of the alarm is configured through the ALRMCFG (AMASK<3:0>) bits (see Figure 17-5). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The number of times this occurs, after the alarm is enabled, is stored in the ALRMRPT register.

Note: While the alarm is enabled (ALRMEN = 1), changing any of the registers, other than the RTCCAL, ALRMCFG and ALRM-RPT registers, and the CHIME bit, can result in a false alarm event leading to a false alarm interrupt. To avoid this, only change the timer and alarm values while the alarm is disabled (ALRMEN = 0). It is recommended that the ALRMCFG and ALRMRPT registers and CHIME bit be changed when RTCSYNC = 0.

Alarm Mask Setting AMASK<3:0>	Day of the Week	Month Day	Hours	Minutes Seconds
0000 – Every half second 0001 – Every second				
0010 – Every 10 seconds				s i s
0011 – Every minute				s s
0100 – Every 10 minutes				m : s s
0101 – Every hour				m m • s s
0110 – Every day			h h :	m m ; s s
0111 – Every week	d		h h :	m m ; s s
1000 – Every month		/ d d	h h :	m m • s s
1001 – Every year ⁽¹⁾		m m / d d	h h :	m m : s s
Note 1: Annually, except when co	onfigured for	February 29.		

FIGURE 17-5: ALARM MASK SETTINGS

REGISTER 19-6: PSTRxCON: PULSE STEERING CONTROL (1, ACCESS FBFh; 2, FB9h; 3, BANKED F1Ah)⁽¹⁾

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1		
CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA		
bit 7	·						bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
 bit 7-6 CMPL<1:0>: Complementary Mode Output Assignment Steering Sync bits 1 = Modulated output pin toggles between PxA and PxB for each period 0 = Complementary output assignment is disabled; the STRD:STRA bits are used to determine Steering mode 									
bit 5	Unimplemen	ted: Read as '	0'						
bit 4	STRSYNC: S	teering Sync b	it						
	1 = Output st 0 = Output st	eering update	occurs on the occurs at the b	next PWM per beginning of th	iod e instruction cy	cle boundary			
bit 3	STRD: Steerin 1 = PxD pin h 0 = PxD pin i	ng Enable D b nas the PWM v s assigned to a	it waveform with a port pin	polarity contro	l from CCPxM<	:1:0>			
bit 2	STRC: Steerin	ng Enable C b	it						
	1 = PxC pin h 0 = PxC pin i	has the PWM v s assigned to a	waveform with a port pin	polarity contro	l from CCPxM<	:1:0>			
bit 1	STRB: Steerin	ng Enable B bi	it						
	1 = PxB pin h 0 = PxB pin is	has the PWM v s assigned to a	vaveform with a port pin	polarity contro	I from CCPxM<	:1:0>			
bit 0	STRA: Steerin 1 = PxA pin h 0 = PxA pin is	ng Enable A bi nas the PWM v s assigned to a	it vaveform with _l a port pin	polarity contro	l from CCPxM<	1:0>			
Note 1: Th	ne PWM Steering xM<1:0> = 00.	g mode is avai	able only wher	n the CCPxCC	N register bits,	CCPxM<3:2>	= 11 and		

20.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together, create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

Note: Because the SSPxBUF register is double-buffered, using read-modify-write instructions such as BCF, COMF, etc., will not work. Similarly, when debugging under an in-circuit debugger, performing actions that cause reads of SSPxBUF (mouse hovering, watch, etc.) can consume data that the application code was expecting to receive.

REGISTER 20-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE) (ACCESS 1, FC7h; 2, F73h)

R/W-1	R/W-1	R-1	R-1	R-1	R-1	R-1	R-1
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SMP: Sample bit
	SPI Master mode:
	1 = Input data sampled at the end of data output time
	0 = Input data sampled at the middle of data output time
	<u>SPI Slave mode:</u>
	SMP must be cleared when SPI is used in Slave mode.
bit 6	CKE: SPI Clock Select bit ⁽¹⁾
	1 = Transmit occurs on transition from active to Idle clock state
	0 = Transmit occurs on transition from Idle to active clock state
bit 5	D/A: Data/Address bit
	Used in I ² C mode only.
bit 4	P: Stop bit
	Used in I ² C mode only; this bit is cleared when the MSSP module is disabled, SSPEN is cleared.
bit 3	S: Start bit
	Used in I ² C mode only.
bit 2	R/W: Read/Write Information bit
	Used in I ² C mode only.
bit 1	UA: Update Address bit
	Used in I ² C mode only.
bit 0	BF: Buffer Full Status bit
	1 = Receive complete, SSPxBUF is full
	0 = Receive not complete, SSPxBUF is empty

Note 1: Polarity of the clock state is set by the CKP bit (SSPxCON1<4>).

PIC18F47J13 FAMILY

LFSR Load FSR									
Synta	ax:	LFSR f, k	LFSR f, k						
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$						
Oper	ation:	$k\toFSRf$							
Statu	is Affected:	None	None						
Enco	oding:	1110 1111	1110 0000	00ff k ₇ kkk		k ₁₁ kkk kkkk			
Desc	cription:	The 12-bit file select r	The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.						
Word	ls:	2							
Cycle	es:	2	2						
QC	ycle Activity:								
	Q1	Q2	Q3			Q4			
	Decode	Read literal 'k' MSB	Process Data		Process Data		W lite MS FS	/rite ral 'k' SB to SRfH	
	Decode	Read literal 'k' LSB	Process Data		Write 'k' to	e literal FSRfL			
<u>Exan</u>	nple:	LFSR 2,	3ABh						
After Instruction FSR2H = 03h FSR2L = ABh									

моу	′F	Move f						
Synta	ax:	MOVF f	{,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Oper	ration:	$f \to \text{dest}$						
Statu	is Affected:	N, Z						
Enco	oding:	0101	00da	ffff	ffff			
Desc	cription:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256 byte back						
		lf 'a' is '0', lf 'a' is '1', GPR bank	the Acces the BSR i (default).	ss Bank is is used to	selected. select the			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed						
Word	ds:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read register 'f'	Proce Data	ess a	Write W			
Example:		MOVF F	REG, 0,	0				
Before Instruction REG = 22h W = FFh After Instruction								
	REG W	= 22 = 22	2h 2h					

PIC18F47J13 FAMILY

SUB	FWB	Subtract f from W with Borrow						
Synt	ax:	SUB	FWB f	{,d {,a}}	•			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Oper	ration:	$(W) - (f) - (\overline{C}) \rightarrow dest$						
Statu	is Affected:	Ν, Ο	V, C, DC	, Z				
Enco	oding:	0101 01da ffff ffff					ffff	
Desc	cription:	Subf (borr meth W. If regis	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default).					
		lf 'a' 'a' is GPF	is '0', the '1', the I R bank (d	e Access 3SR is ι efault).	s Bank used to	is s sel	elected. If ect the	
		If 'a' set is Inde when Sect Bit-0 Liter	is '0' and s enabled xed Liter never f ≤ tion 28.2 Driented ral Offse	d the ex d, this in al Offse 95 (5Ff .3 "Byt Instruc t Mode	tended structic t Addre n). See e-Orie ctions " for de	ins on o essi nteo in li etail	truction perates in ng mode d and ndexed s.	
Word	ds:	1						
Cycles: 1								
QC	ycle Activity:							
	Q1	-	Q2	Q	3		Q4	
	Decode	R	lead	Proc	ess	V	Vrite to	
		reg	ster T	Da	la	ae	stination	
Exar	nple 1:	S	UBFWB	REG,	1, 0			
	REG	tion =	3					
	W	=	2					
	After Instructio	= on	I					
	REG	=	FF					
	W C	=	2					
	Ž	=	0	ooul4 ! c	nor-1			
Evar	IN nnle 2:	=	ן; וּ מעזים סוו		negati	/e		
	Before Instruc	tion	UDEWD	REG,	0, 0			
	REG	=	2					
	W	=	5 1					
	After Instructio	- on	I					
	REG	=	2					
	W C	=	3 1					
	Ž	=	0	1 4 - 1		_		
Evar	N nnlo 3:	=	U; r		positive	е		
Lixal	Refore Instruc	tion	UBIWB	KEG,	⊥ , U			
	REG	=	1					
	W	=	2					
	After Instructio	= on	U					
	REG	=	0					
	W	=	2					
	Z	=	1;r	esult is	zero			
	N	=	U					

PIC18F47J13 FAMILY

SUBI	LW		Subtract W from Literal					
Synta	ax:		SUBLW	ŀ	(
Oper	ands:		$0 \le k \le 255$					
Oper	ation:		k – (W) -	\rightarrow	W			
Statu	s Affected:		N, OV, C) ,	DC, Z			
Enco	ding:		0000		1000	kkł	.k	kkkk
Desc	ription:		W is subtracted from the eight-bit literal 'k'. The result is placed in W.					
Word	s:		1					
Cycle	es:		1					
QC	ycle Activity:							
	Q1		Q2		Q3			Q4
	Decode	li	Read iteral 'k'		Proces Data	SS	۷	Vrite to W
Exam	<u>nple 1:</u>		SUBLW	C)2h			
	Before Instruc W	tion = =	01h					
	After Instructio W C Z N	n = = =	01h 1 0	;	result is p	ositiv	/e	
Exam	nple 2:		SUBLW	C)2h			
	Before Instruc W C After Instructic W C	tion = = on = =	02h ? 00h	02h ? 00h				
	Ž N	=	1 0	,				
Example 3:			SUBLW	C)2h			
	Before Instruc W C After Instructio	tion = =	03h ?					
	W C Z N	= = =	FFh 0 1	; (2's complement) ; result is negative				

SUBWF	Subtract W from f						
Syntax:	SUE	BWF	f {	,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(f) –	(W) –	→ d	est			
Status Affected:	N, C)V, C,	DC	;, Z			
Encoding:	0	101		11da	fff	f	ffff
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
	lf 'a' If 'a' GPF	is '0', is '1', R bank	the the c (d	e Acces e BSR i efault).	s Bank s used	to s	selected. select the
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Modes" for dotails						struction operates ssing See d and ndexed ls.
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q	3		Q4
Decode	F reg	Read ister 'f	,	Proc Da	ess ta	\ de	Write to estination
Example 1:	S	UBWF		REG,	1, 0		
Before Instruc REG W C	tion = = =	3 2 ?					
After Instructio	n						
REG W	=	1 2					
C 7	=	1 0	; r	esult is	positiv	е	
Ň	=	Ő					
Example 2:	S	UBWF		REG,	0, 0		
Before Instruc	tion _	2					
W C	= =	2 ?					
After Instructio	n	•					
REG W	=	2					
C Z	=	1 1	; r	esult is	zero		
Ň	=	Ó					
Example 3:	S	UBWF		REG,	1, 0		
Before Instruc	tion	1					
W	=	2					
C After Instructio	= n	?					
REG	=	FFh	;(2	2's com	plemer	nt)	
W C	=	2 0	: r	esult is	negativ	/e	
Ž	=	0 1	, ·			-	



TABLE 30-23: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү		ns	
70A	TssL2WB	$\overline{SSx} \downarrow$ to Write to SSPxBUF		3 Тсү	_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		25	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the Fir of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		35	_	ns	VDD = 3.3V, VDDCORE = 2.5V
				100	_	ns	VDD = 2.15V
75	TDOR	SDOx Data Output Rise Time		—	25	ns	PORTB or PORTC
76	TDOF	SDOx Data Output Fall Time		—	25	ns	PORTB or PORTC
77	TssH2doZ	SSx ↑ to SDOx Output High-Impe	dance	10	70	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	50	ns	VDD = 3.3V, VDDCORE = 2.5V
					100	ns	VDD = 2.15V
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 TCY + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

APPENDIX B: MIGRATION FROM PIC18F46J11 TO PIC18F47J13

Code for the devices in the PIC18F46J11 family can be migrated to the PIC18F47J13 without many changes. The differences between the two device families are listed in Table B-1.

TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F47J13 AND PIC18F46J11 FAMILIES

Characteristic	PIC18F47J13 Family	18F46J11 Family
Maximum Program Memory	128 Kbytes	64 Kbytes
Oscillator Options	 PLL can be enabled at start-up with the Configuration bit option. 96 MHz PLL circuit is available via the Configuration bit setting, allowing 48 MHz operation from INTOSC. Default 4x PLL circuit is still available. 	Requires firmware to set the PLLEN bit at run time. 4x PLL circuit only. Maximum operating frequency from INTOSC is 32 MHz.
SOSC Oscillator Options	Low-power oscillator option for SOSC, with run-time switch.	Low-power oscillator option for SOSC, only via the Configuration bit setting.
T1CKI Clock Input	T1CKI can be used as a clock input without enabling the Timer1 oscillator.	No
Timers	8	5
ECCP	3	2
CCP	7	0
SPI Fosc/8 Master Clock Option	Yes	No
Second I ² C Port	Yes, all packages.	Yes, but only on 44-pin devices.
ADC	13 Channel, 10/12-Bit Conversion modes with Special Event Trigger option.	13 Channel, 10-bit only.
Peripheral Module Disable Bits	Yes, allowing further power reduction.	No
Band Gap Voltage Reference Output	Yes, enabled on pin, RA1, by setting the VBGOE bit (WDTCON<4>).	No
REPU/RDPU Pull-Up Enable Bits	Moved to TRISE register (avoids read, modify, write issues).	Pull-up bits configured in PORTE register
Comparators	Three, each with four input pin selections.	Two, each with two input pin selections.
Increased Output Drive Strength	RA0 through RA5, RDx and REx.	No
PWRT Period	F Devices – 500 μs LF Devices – 46 ms	F Devices – 1 ms LF Devices – 64 ms