

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.15V ~ 3.6V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f27j13t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





6.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the Access RAM and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upward toward the bottom of the SFR area. GPRs are not initialized by a POR and are unchanged on all other Resets.

NOTES:

REGISTER 17-5: ALRMRPT: ALARM REPEAT COUNTER (ACCESS F46h)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits 11111111 = Alarm will repeat 255 more times

00000000 = Alarm will not repeat

The counter decrements on any alarm event. The counter is prevented from rolling over from 00h to FFh unless CHIME = 1.

REGISTER 18-3: CCPTMRS2: CCP4-10 TIMER SELECT 2 REGISTER (BANKED F50h)

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	C10TSEL0	_	C9TSEL0	C8TSEL1	C8TSEL0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4	C10TSEL0: CCP10 Timer Selection bit
	0 = CCP10 is based off of TMR1/TMR2
	1 = Reserved; do not use
bit 3	Unimplemented: Read as '0'
bit 2	C9TSEL0: CCP9 Timer Selection bit
	0 = CCP9 is based off of TMR1/TMR2
	1 = CCP9 is based off of TMR1/TMR4
bit 1-0	C8TSEL<1:0>: CCP8 Timer Selection bits
	00 = CCP8 is based off of TMR1/TMR2
	01 = CCP8 is based off of TMR1/TMR4
	10 = CCP8 is based off of TMR1/TMR6
	11 = Reserved; do not use

18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR4L register and to the CCP4CON<5:4> bits. Up to 10-bit resolution is available. The CCPR4L contains the eight MSbs and the CCP4CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR4L:CCP4CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 18-2:

PWM Duty Cycle = (CCPR4L:CCP4CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR4L and CCP4CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR4H until after a match between PR2 and TMR2 occurs (that is, the period is complete). In PWM mode, CCPR4H is a read-only register.

The CCPR4H register and a two-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR4H and two-bit latch match TMR2, concatenated with an internal two-bit Q clock or two bits of the TMR2 prescaler, the CCP4 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 18-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP4 pin will not be cleared.

TABLE 18-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

18.4.3 SETUP FOR PWM OPERATION

To configure the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR4L register and CCP4CON<5:4> bits.
- Make the CCP4 pin an output by clearing the appropriate TRISx bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP4 module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF		
PIR1	PMPIF ⁽²⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF		
PIE1	PMPIE ⁽²⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE		
IPR1	PMPIP ⁽²⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP		
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF		
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CTMUIE	TMR3GIE	RTCCIE		
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CTMUIP	TMR3GIP	RTCCIP		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0		
TRISC	TRISC7	TRISC6	—	—	_	TRISC2	TRISC1	TRISC0		
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0		
SSP1BUF	MSSP1 Rec	eive Buffer/Tr	ansmit Regis	ster						
SSPxCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF		
SSP2BUF	MSSP2 Rec	MSSP2 Receive Buffer/Transmit Register								
ODCON3 ⁽¹⁾	CTMUDS	—	—	—	—	—	SPI2OD	SPI10D		

TABLE 20-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSPx module in SPI mode.

Note 1: Configuration SFR overlaps with default SFR at this address; available only when WDTCON<4> = 1.

2: These bits are only available on 44-pin devices.



FIGURE 21-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



TABLE 21-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PMPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	
PIE1	PMPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	
IPR1	PMPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CTMUIF	TMR3GIF	RTCCIF	
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CTMUIE	TMR3GIE	RTCCIE	
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CTMUIP	TMR3GIP	RTCCIP	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
TXREGx	EUSARTx T	ransmit Regi	ster						
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte								
ODCON2		_	_	_	CCP100D	CCP90D	U2OD	U10D	

Legend: – = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are only available on 44-pin devices.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/C1INB/VREF+ and RA2/AN2/C2INB/C1IND/C3INB/VREF-/CVREF pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset (POR). These registers will contain unknown data after a POR.

Figure 22-1 provides the block diagram of the A/D module.



FIGURE 22-1: A/D BLOCK DIAGRAM

22.5 A/D Conversions

Figure 22-3 displays the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 22-4 displays the operation of the A/D Converter after the GO/DONE bit has been set. The ACQT<2:0> bits are set to '010' and are selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed This A/D conversion sample. means the ADRESH: ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD Wait is required before the next acquisition can be started. After this Wait, acquisition on the selected channel is automatically started.

The GO/DONE bit should **NOT** be set in Note: the same instruction that turns on the A/D.

22.6 Use of the Special Event Triggers

A/D conversion can be started by the Special Event Trigger of any of these modules:

- ECCP2 Requires CCP2M<3:0> bits (CCP2CON<3:0>) set at '1011'
- · CTMU Requires the setting of the CTTRIG bit (CTMUCONH<0>)
- Timer1 Overflow
- RTCC Alarm
- To start an A/D conversion:
- The A/D module must be enabled (ADON = 1)
- · The appropriate analog input channel selected
- · The minimum acquisition period is set in one of these ways:
 - Timing provided by the user
 - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

Note: With an ECCP2 trigger, Timer1 or Timer3 is cleared. The timers reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH: ADRESL to the desired location). If the A/D module is not enabled, the Special Event Trigger is ignored by the module, but the timer's counter resets.

REGISTER 22-6: ADCTRIG: A/D TRIGGER REGISTER (BANKED EB8h)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	TRIGSEL1	TRIGSEL0
bit 7							bit 0

Logond

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Unimplemented: Read as '0'

bit 1-0 TRIGSEL<1:0>: Special Trigger Select bits

- 11 = Selects the special trigger from the RTCC
- 10 = Selects the special trigger from the Timer1
- 01 = Selects the special trigger from the CTMU

00 = Selects the special trigger from the ECCP2

24.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

EQUATION 24-1: CALCULATING OUTPUT OF THE COMPARATOR VOLTAGE REFERENCE

<u>When CVRR = 1 and CVRSS = 0;</u> CVREF = ((CVR<3:0>)/24) x (AVDD - AVSS) <u>When CVRR = 0 and CVRSS = 0;</u> CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x (AVDD - AVSS) <u>When CVRR = 1 and CVRSS = 1;</u> CVREF = ((CVR<3:0>)/24) x ((VREF+) - VREF-) <u>When CVRR = 0 and CVRSS = 1;</u> CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x ((VREF+) - VREF-) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 30-2 in Section 30.0 "Electrical Characteristics").

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER (F53h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit is powered on
	0 = CVREF circuit is powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾
	 1 = CVREF voltage level is also output on the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin 0 = CVREF voltage is disconnected from the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit
	1 = 0 to 0.667 CVRSRC with CVRSRC/24 step size (low range)
	0 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step size (high range)
bit 4	CVRSS: Comparator VREF Source Selection bit
	1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-)
	0 = Comparator reference source, CVRSRC = AVDD – AVSS
bit 3-0	CVR<3:0>: Comparator VREF Value Selection bits ($0 \le (CVR<3:0>) \le 15$)
	When CVRR = 1:
	$CVREF = ((CVR<3:0>)/24) \bullet (CVRSRC)$
	When CVRR = 0:
	$CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) \bullet (CVRSRC)$

Note 1: CVROE overrides the TRIS bit setting.

BRA		Unconditio	Unconditional Branch					
Synta	ax:	BRA n						
Oper	ands:	-1024 ≤ n ≤	1023					
Oper	ation:	(PC) + 2 + 2	$2n \rightarrow PC$					
Statu	s Affected:	None						
Enco	ding:	1101	0nnn nni	nn nnnn				
Desc	ription:	Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2-cycle instruction.						
Words:		1	1					
Cycles:		2	2					
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
<u>Exan</u>	n <u>ple:</u> Before Instruc PC After Instructio	HERE tion = ad	BRA Jump dress (HERE))				
	PC	= ad	dress (Jump))				

BSF	Bit Set f					
Syntax:	BSF f, b {,a}					
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$					
Operation:	$1 \rightarrow \text{f}$					
Status Affected:	None					
Encoding: 1000 bbba ffff						
Description:	Bit 'b' in registe	r 'f' is set				
If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).						
	if a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read F register 'f'	Process Data	Write register 'f'			
Example: Before Instruct FLAG_RI After Instructio FLAG_RI	BSF FLAG ion EG = OAh n EG = 8Ah	G_REG, 7,	, 1			

CPFSG	т	Compare f	with W, Skip	if f > W	CPF	SLT	Compare f	with W, Skip	if f < W		
Syntax:		CPFSGT	f {,a}		Synta	ax:	CPFSLT	f {,a}			
Operan	ds:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operatio	on:	(f) – (W), skip if (f) > (unsigned c	(W) comparison)		Oper	Operation:		(f) - (W), (f) = (W), (unsigned comparison)			
Status A	Affected:	None			Statu	s Affected:	None				
Encodir Descrip	ng: tion:	0110 Compares t location 'f' t performing	010a ff the contents o to the contents an unsigned s	fffffff data memorys of the W bysubtraction.	Enco Desc	ding: ription:	0110 Compares f location 'f' t	0110 000a ffff ffff Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction Subtraction			
		If the contents of 't' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.						If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the				
		If 'a' is '0' a set is enabl in Indexed mode when Section 28	nd the extend ed, this instru Literal Offset h never f \leq 95 (5 .2.3 "Byte-Or	ed instruction ction operates Addressing Fh). See iented and	Word	IS: 25:	1 1(2) Note: 3 cy by a	ycles if skip an a 2-word instru	d followed		
		Bit-Oriente	d Instruction	tetails	QC	ycle Activity:					
Words [.]		1		dotano.		Q1	Q2	Q3	Q4		
Cycles:		1(2)	usias if alvia a	ad fallourad		Decode	Read register 'f'	Process Data	No operation		
		Note: 3 d	a 2-word instr	ruction.	lf sk	ip: O1	02	03	04		
Q Cycl	e Activity:					No	No	No	No		
	Q1	Q2	Q3	Q4		operation	operation	operation	operation		
	Decode	Read register 'f'	Process	NO	lf sk	ip and followe	d by 2-word in	struction:	<u> </u>		
If skip:		register i	Data	operation		Q1	Q2	Q3	Q4		
- 1	Q1	Q2	Q3	Q4		No	No	No	No		
	No	No	No	No		operation	operation	operation	operation		
c	operation	operation	operation	operation		No	No	No	No		
lf skip a	and followed	d by 2-word in	struction:			operation	operation	operation	operation		
	Q1	Q2	Q3	Q4							
	No	No	No	No	Exan	<u>nple:</u>	HERE (CPFSLT REG,	1		
	No	No	No	No			NLESS	:			
	operation	operation	operation	operation			1100	•			
								drees (HEDE	۱		
Example	<u>e:</u>	HERE	CPFSGT RE	EG, 0		Ŵ	= ?)		
		NGREATER	:			After Instruction	on				
		GREATER	:			If REG	< W:	droce (TECC	\ \		
Be	fore Instruct	tion = Ad	dress (HERE	2)		If REG PC	≥ W; = Ad	dress (NLES) S)		
Δfi	vv er Instructio	≓ ? n									
	If REG PC If REG	> W; = Ad ≤ W;	dress (grea	TER)							
	PC	= Ad	dress (NGRE	ATER)							

DECFSZ Decrement f, Skip if 0							
Syntax:	DECFSZ f	⁺ {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$					
Operation:	$a \in [0,1]$ (f) – 1 $\rightarrow de$	est,					
	skip if resul	t = 0					
Status Affected:	None						
Encoding:	0010	11da fff	f fff				
Description:	The conten decremente placed in W placed back	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
	If the result which is alro and a NOP i it a 2-cycle	If the result is '0', the next instruction which is already fetched is discarded and a \mathbb{NOP} is executed instead, making it a 2-cycle instruction.					
	If 'a' is '0', tl If 'a' is '1', tl GPR bank (ne Access Bar ne BSR is use (default).	nk is selected. d to select the				
If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details							
Words:	1	1					
Cycles:	1(2) Note: 3 cy by a	rcles if skip an 2-word instru	d followed ction.				
Q Cycle Activity:	,						
Q1	Q2	Q3	Q4				
Decode	Read	Process	Write to				
If ckip:	register T	Data	destination				
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
If skip and followe	d by 2-word in	struction:	<u>.</u>				
Q1	Q2	Q3	Q4				
operation	operation	operation	operation				
No	No	No	No				
operation	operation	operation	operation				
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP				
Before Instruc PC	ction = Address	G (HERE)					
After Instruction CNT If CNT PC	= CNT - 7 = 0; = Address	I 6 (CONTINUE)				
If CNT PC	≠ 0;= Address	6 (HERE + 2)				

DCF	SNZ	Decrement f, Skip if Not 0						
Synta	ax:	DCFSNZ	DCFSNZ f {,d {,a}}					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f) – $1 \rightarrow de$ skip if resul	est, t ≠ 0					
Statu	s Affected:	None						
Enco	ding:	0100	0100 11da ffff ffff					
Desc	ription:	The conten decremente placed in W placed bacl	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
		If the result instruction discarded a instead, ma instruction.	If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a 2-cycle instruction.					
		lf 'a' is '0', tl If 'a' is '1', tl GPR bank	he Access Bar he BSR is useo (default).	k is selected. d to select the				
		If 'a' is '0' a set is enabl in Indexed I mode when Section 28 Bit-Oriente Literal Offs	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1						
Cycles:		1(2) Note: 3 c by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:	02	03	04				
	Decode	Read register 'f'	Process Data	Write to destination				
lf sk	ip:	Ŭ	1	II				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
lf ek	operation	operation	operation	operation				
11 31	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No operation	No operation	No operation	No operation				
<u>Exan</u>	nple:	HERE I ZERO NZERO	DCFSNZ TEM : :	IP, 1, 0				
	Before Instruc TEMP After Instructio	tion = on	?					
	IF TEMP IF TEMP IF TEMP IF TEMP PC	= = = ≠	O; Address (2 O; Address (1	IERO) IZERO)				

MOVFF	Move f to f			MOVLB	Move Liter	al to Low Nik	ble in BSR
Syntax:	MOVFF f _s	,f _d		Syntax:	MOVLW k		
Operands:	$0 \le f_s \le 409$	5		Operands:	$0 \le k \le 255$		
	$0 \le f_d \le 409$	5		Operation:	$k \to BSR$		
Operation:	$(f_{\text{S}}) \rightarrow f_{\text{d}}$			Status Affected:	None		
Status Affected:	None			Encoding:	0000	0001 kk	kk kkkk
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ff ffff ff	ff ffff _s ff ffff _d	Description:	The 8-bit lit Bank Selec of BSR<7:4	eral 'k' is load t Register (BS -> always rem	ed into the SR). The value ains '0'
Description:	The content	ts of source re	egister 'f _s ' are		regardless	of the value o	f k ₇ :k ₄ .
	l ocation of	estination reg	ister 'f _d '. h be anywhere	Words:	1		
	in the 4096-	-byte data spa	ace (000h to	Cycles:	1		
	FFFh) and I	location of de	stination 'f _d '	Q Cycle Activity:			
	can also be FFFh.	anywnere fro	om uuun to	Q1	Q2	Q3	Q4
	Either sourc	ce or destinati	on can be W	Decode	Read	Process	Write literal
	(a useful special situation).					Data	K to DOIN
	MOVFF is pa transferring peripheral re buffer or an The MOVFF	articularly use a data memo egister (such I/O port). instruction ca	ful for ry location to a as the transmit	<u>Example:</u> Before Instruc BSR Reg After Instructio BSR Reg	MOVLB 5 gister = 02h on gister = 05h		
	destination	register	JSL as the				
Words:	2						
Cycles:	2						
Q Cycle Activity:		0.0	0.4				
Q1	Q2 Bood	Q3 Drococc	Q4				
Decode	register 'f' (src)	Data	operation				
Decode	No operation No dummy read	No operation	Write register 'f' (dest)				
Example:	MOVFF F	REG1, REG2					
Before Instruc RFG1	uon = 33	h					
REG2	= 11	n					
After Instructio REG1 REG2	on = 331 = 331	h h					

RET	FIE	Return fro	m Interro	upt				
Synta	ax:	RETFIE {	s}					
Oper	ands:	$s \in [0,1]$	s ∈ [0,1]					
Oper	ation:	$(TOS) \rightarrow F$ $1 \rightarrow GIE/G$ if s = 1, $(WS) \rightarrow W$ (STATUSS) $(BSRS) \rightarrow$ PCLATU, F	$(IOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL};$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged GIE/GIEH, PEIE/GIEL.					
Statu	is Affected:	GIE/GIEH,	PEIE/GI	EL.				
Enco	oding:	0000	0000	000	1	000s		
Desc	rription:	Return fror and Top-of the PC. Int setting eith global inter contents of STATUSS their corres STATUS a of these re	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these rogisters occurs (dofault)					
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	5		Q4		
	Decode	No operation	No operat	ion	PO from Set 0	P PC 1 stack SIEH or SIEL		
	No	No	No			No		
	operation	operation	operat	ion	ope	ration		
Exan	nple:	RETFIE	1					
	Alter Interrupt PC W BSR STATUS GIE/GIEF	H, PEIE/GIEL	= T = V = E = S = 1	TOS VS SSRS STATUS	SS			

RETLW	Return Lite	eral to W	1			
Syntax:	RETLW k					
Operands:	$0 \le k \le 255$					
Operation:	: $k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged					
Status Affected:	None					
Encoding:	0000	1100	kkkk	kkkk		
Description:	W is loaded program co of the stack high addres unchanged.	W is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				
Words:	1					
Cycles:	2					
Q Cvcle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce Data	ss l a fr w	POP PC om stack, vrite to W		
No operation	No operation	No operat	ion c	No operation		
Example: CALL TABLE	; W contai	ins tab	le			
	; offset v ; W now ha	value as				
	; offset v ; W now ha ; table va	value is ilue				
: TABLE	; offset w ; W now ha ; table va	value as alue				

:

RETLW kn ; End of table

= 07h

value of kn

Before Instruction

W = After Instruction

W

30.2 DC Characteristics: Power-Down and Supply Current PIC18F47J13 Family (Industrial) (Continued)

PIC18LF47J13 Family		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC18F47J13 Family		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD) ⁽²⁾							
	PIC18LFXXJ13	5.5	14.2	μΑ	-40°C			
		5.8	14.2	μΑ	+25°C	VDD = 2.0V, $VDDCORF = 2.0V$		
		7.9	19.0	μΑ	+85°C			
	PIC18LFXXJ13	8.4	16.5	μΑ	-40°C	VDD = 2.5V, VDDCORE = 2.5V VDD = 2.15V VDDCORE = 10 μF Capacitor		
		8.5	16.5	μA	+25°C		Fosc = 31 kHz RC_RUN mode,	
		11.3	25.0	μΑ	+85°C			
	PIC18FXXJ13	23.7	60.0	μΑ	-40°C		Internal RC Oscillator,	
		27.8	60.0	μΑ	+25°C		INTSRC = 0	
		34.0	70.0	μΑ	+85°C			
	PIC18FXXJ13	26.1	70.0	μΑ	-40°C	VDD = 3.3V		
		29.6	70.0	μΑ	+25°C	VDDCORE = $10 \mu F$		
		36.2	96.0	μΑ	+85°C	Capacitor		
	PIC18LFXXJ13	0.87	1.5	mA	-40°C			
		0.91	1.5	mA	+25°C	VDD = 2.0V, VDDCORE = 2.0		
		0.95	1.6	mA	+85°C			
	PIC18LFXXJ13	1.23	2.0	mA	-40°C			
		1.24	2.0	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V		
		1.25	2.0	mA	+85°C		FOSC = 4 MHZ, RC RUN mode	
	PIC18FXXJ13	0.99	2.4	mA	-40°C	VDD = 2.15V,	Internal RC Oscillator	
		1.02	2.4	mA	+25°C	VDDCORE = 10 μ F		
		1.06	2.6	mA	+85°C	capacitor		
	PIC18FXXJ13	1.31	2.6	mA	-40°C	VDD = 3.3V,		
		1.25	2.6	mA	+25°C	VDDCORE = 10 µF		
		1.26	2.7	mA	+85°C	capacitor		

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. All features that add delta current are disabled (such as WDT). The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD/Vss; MCLR = VDD; WDT disabled unless otherwise specified.

3: Low-power Timer1 with standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.



TABLE 30-18: PARALLEL MASTER PORT READ TIMING REQUIREMENTS	S
--	---

Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
PM1		PMALL/PMALH Pulse Width		0.5 TCY		ns
PM2		Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 Tcy	—	ns
PM3		PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	—	ns
PM5		PMRD Pulse Width	_	0.5 TCY	_	ns
PM6		PMRD or PMENB Active to Data In Valid (data setup time)	—		—	ns
PM7		PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	_	_	ns

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	44			
Pitch	е	0.65 BSC			
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.25	6.45	6.60	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60	
Terminal Width	b	0.20	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103D Sheet 2 of 2