

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26j13-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin N	Pin Number		Din Duffer	
Pin Name	44- QFN	44- TQFP	Туре	Бипег Туре	Description
					PORTE is a bidirectional I/O port.
RE0/AN5/PMRD RE0 AN5 PMRD	25	25	I/O I I/O	ST/DIG Analog ST/TTL/ DIG	Digital I/O. Analog Input 5. Parallel Master Port input/output.
RE1/AN6/PMWR RE1 AN6 PMWR	AN6/PMWR EE1 N6 WWR MWR 26 26 26 1/O ST/DIG I Analog I/O ST/TTL/ DIgital I/O. Analog Input 6. I/O ST/TTL/ DIG		Digital I/O. Analog Input 6. Parallel Master Port write strobe.		
RE2/AN7/PMCS RE2 AN7 PMCS	27	27	I/O I O	ST/DIG Analog DIG	Digital I/O. Analog Input 7. Parallel Master Port byte enable.
Vss1	6	6	Р	—	Ground reference for logic and I/O pins.
Vss2	31	29	—	—	
AVss1	30	—	Р	—	Ground reference for analog modules.
VDD1	8	7	Р	—	Positive supply for peripheral digital logic and
VDD2	29	28	Р	—	I/O pins.
VDDCORE/VCAP VDDCORE VCAP	23	23	P P	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled). External filter capacitor connection (regulator enabled).
AVDD1	7	_	Р	_	Positive supply for analog modules.
AVdd2	28				Positive supply for analog modules.
Legend: TTL = TTL compatible ST = Schmitt Trigger I = Input P = Power DIG = Digital output	input input wi	th CMO	S level	s	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) I ² C = Open-Drain, I ² C specific

TABLE 1-4: PIC18F4XJ13 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: RA7 and RA6 will be disabled if OSC1 and OSC2 are used for the clock function.

2: Available only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

3: 5.5V tolerant.

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FJ MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F47J13 Family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
 (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

- VREF+/VREF- pins are used when external voltage reference for analog modules is implemented
- Note: On 44-pin QFN packages, the AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used. On other package types, the AVDD and AVss pins are internally connected to the VDD/Vss pins.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1:

RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 µF, 6.3V or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (VCAP/VDDCORE)" for explanation of VCAP/VDDCORE connections.
 - 2: The example shown is for a PIC18F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

IABLE V L.			NOT ON ALL INLOI	OTEICO (OONTINOED)	
Register	Applicable Devices		Dicable Devices Power-on Reset, Brown-out Reset, Wake From Deep Sleep		Wake-up via WDT or Interrupt	
CM3CON	PIC18F2XJ13	PIC18F4XJ13	0001 1111	0001 1111	นนนน นนนน	
TMR5H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	սսսս սսսս	
TMR5L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	սսսս սսսս	
T5CON	PIC18F2XJ13	PIC18F4XJ13	0000 0000	սսսս սսսս	սսսս սսսս	
T5GCON	PIC18F2XJ13	PIC18F4XJ13	00x0 0x00	uuuu uquu	uuuu uquu	
TMR6	PIC18F2XJ13	PIC18F4XJ13	0000 0000	0000 0000	uuuu uuuu	
PR6	PIC18F2XJ13	PIC18F4XJ13	1111 1111	1111 1111	uuuu uuuu	
T6CON	PIC18F2XJ13	PIC18F4XJ13	-000 0000	-000 0000	-uuu uuuu	
TMR8	PIC18F2XJ13	PIC18F4XJ13	0000 0000	0000 0000	uuuu uuuu	
PR8	PIC18F2XJ13	PIC18F4XJ13	1111 1111	1111 1111	uuuu uuuu	
T8CON	PIC18F2XJ13	PIC18F4XJ13	-000 0000	-000 0000	-uuu uuuu	
PSTR3CON	PIC18F2XJ13	PIC18F4XJ13	00-0 0001	00-0 0001	uu-u uuuu	
ECCP3AS	PIC18F2XJ13	PIC18F4XJ13	0000 0000	0000 0000	uuuu uuuu	
ECCP3DEL	PIC18F2XJ13	PIC18F4XJ13	0000 0000	0000 0000	uuuu uuuu	
CCPR3H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCPR3L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCP3CON	PIC18F2XJ13	PIC18F4XJ13	0000 0000	0000 0000	uuuu uuuu	
CCPR4H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	นนนน นนนน	นนนน นนนน	
CCPR4L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	นนนน นนนน	นนนน นนนน	
CCP4CON	PIC18F2XJ13	PIC18F4XJ13	00 0000	00 0000	uu uuuu	
CCPR5H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCPR5L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCP5CON	PIC18F2XJ13	PIC18F4XJ13	00 0000	00 0000	uu uuuu	
CCPR6H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCPR6L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCP6CON	PIC18F2XJ13	PIC18F4XJ13	00 0000	00 0000	uu uuuu	
CCPR7H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	սսսս սսսս	
CCPR7L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	นนนน นนนน	นนนน นนนน	
CCP7CON	PIC18F2XJ13	PIC18F4XJ13	00 0000	00 0000	00 0000	
CCPR8H	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	uuuu uuuu	
CCPR8L	PIC18F2XJ13	PIC18F4XJ13	XXXX XXXX	սսսս սսսս	սսսս սսսս	
CCP8CON	PIC18F2XJ13	PIC18F4XJ13	00 0000	00 0000	uu uuuu	

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, – = unimplemented bit, read as '0', q = value depends on condition.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for the Reset value for a specific condition.
- 5: Not implemented on PIC18F2XJ13 devices.
- 6: Not implemented on "LF" devices.

6.1.4.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition sets the appropriate STKFUL or STKUNF bit and then causes a device Reset. When STVREN is cleared, a full or underflow condition sets the appropriate STKFUL or STKUNF bit, but does not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a POR.

6.1.5 FAST REGISTER STACK (FRS)

A Fast Register Stack (FRS) is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low-priority and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the FRS for returns from interrupt. If no interrupts are used, the FRS can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the FRS.

Example 6-1 provides a source code example that uses the FRS during a subroutine call and return.

EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
	;SAVED IN FAST REGISTER
	;STACK
•	
01101	
SUBI .	
RETURN FAST	;RESTORE VALUES SAVED
	;IN FAST REGISTER STACK

6.1.6 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures or look-up tables in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

6.1.6.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the PC. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next executed instruction will be one of the RETLW nn instructions that returns the value, 'nn', to the calling function.

The offset value (in WREG) specifies the number of bytes that the PC should advance and should be multiples of 2 (LSb = 0).

In this method, only one byte may be stored in each instruction location, but room on the return address stack is required.

EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

_				
		MOVF	OFFSET,	W
		CALL	TABLE	
0	RG	nn00h		
Т	ABLE	ADDWF	PCL	
		RETLW	nnh	
		RETLW	nnh	
		RETLW	nnh	
1				

6.1.6.2 Table Reads

A better method of storing data in program memory allows two bytes to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory, one byte at a time.

Table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

7.5.3 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.4 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset, or a WDT time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.6 Flash Program Operation During Code Protection

See Section 27.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

TABLE 7-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TBLPTRU			bit 21	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)				
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							
TABLAT	Program Memory Table Latch							
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
EECON2	Program Memory Control Register 2 (not a physical register)							
EECON1	—	_	WPROG	FREE	WRERR	WREN	WR	—

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash program memory access.

Pin	Function	TRIS Setting	I/O	l/O Type	Description		
RA5/AN4/C1INC/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.		
SS1/HLVDIN/		1	Ι	TTL	PORTA<5> data input; disabled when analog input is enabled.		
RP2	AN4	1	Ι	ANA	A/D Input Channel 4. Default configuration on POR.		
	C1INC	0	0	DIG	Comparator 1 Input C.		
	SS1 I ITL Slave select input for MSSP1.			Slave select input for MSSP1.			
	HLVDIN	1	Ι	ANA	High/Low-Voltage Detect external trip point reference input.		
	RP2	1	Ι	ST	Remappable Peripheral Pin 2 input.		
		0	0	DIG	Remappable Peripheral Pin 2 output.		
OSC2/CLKO/ OSC2 x O		0	ANA	Main oscillator feedback output connection (HS mode).			
RA6	CLKO	x	0	DIG	System cycle clock output (FOSC/4) in RC and EC Oscillator modes.		
	RA6	1	Ι	TTL	PORTA<6> data input.		
		0	0	DIG	LATA<6> data output.		
OSC1/CLKI/RA7	OSC1	1	I ANA Main oscillator input connection.		Main oscillator input connection.		
	CLKI	1	I	ANA	Main clock input connection.		
	RA7	1	I	TTL	PORTA<6> data input.		
		0	0	DIG	LATA<6> data output.		

TABLE 10-3: PORTA I/O SUMMARY (CONTINUED)

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRISx bit does not affect port direction or is overridden for this option)

Note 1: This bit is only available on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

|--|

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTA	RA7	RA6	RA5	—	RA3	RA2	RA1	RA0
LATA	LAT7	LAT6	LAT5	—	LAT3	LAT2	LAT1	LAT0
TRISA	TRIS7	TRIS6	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0
ANCON0	PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5 ⁽¹⁾	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
CMxCON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
WDTCON	REGSLP	LVDSTAT	ULPLVL	VBGOE	DS	ULPEN	ULPSINK	SWDTEN
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: These bits are only available in 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

PIC18F47J13 FAMILY

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	1	I	ST	PORTC<0> data input.
T1CKI/RP11		0	0	DIG	LATC<0> data output.
	T1OSO	Х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator is enabled. Disables digital I/O.
	T1CKI	1	I	ST	Timer1 digital clock input.
	RP11	1	Ι	ST	Remappable Peripheral Pin 11 input.
		0	0	DIG	Remappable Peripheral Pin 11 output.
RC1/CCP8/	RC1	1	Ι	ST	PORTC<1> data input.
T1OSI/RP12		0	0	DIG	LATC<1> data output.
	CCP8	1	I	ST	Capture input.
		0	0	DIG	Compare/PWM output.
	T1OSI	Х	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator is enabled. Disables digital I/O.
	RP12	1	Ι	ST	Remappable Peripheral Pin 12 input.
		0	0	DIG	Remappable Peripheral Pin 12 output.
RC2/AN11/	RC2	1	Ι	ST	PORTC<2> data input.
C2IND/CTPLS/		0	0	DIG	PORTC<2> data output.
RP13	AN11	1	Ι	ANA	A/D Input Channel 11.
	C2IND	1	Ι	ANA	Comparator 2 Input D.
	CTPLS	0	0	DIG	CTMU pulse generator output.
	RP13	1	Ι	ST	Remappable Peripheral Pin 13 input.
		0	0	DIG	Remappable Peripheral Pin 13 output.
RC3/SCK1/	RC3	1	I	ST	PORTC<3> data input.
SCL1/RP14		0	0	DIG	PORTC<3> data output.
	SCK1	1	I	ST	SPI clock input (MSSP1 module).
		0	0	DIG	SPI clock output (MSSP1 module).
	SCL1	1	I	I ² C/ SMBus	I ² C clock input (MSSP1 module).
		0	0	DIG	I ² C clock output (MSSP1 module).
	RP14	1	Ι	ST	Remappable Peripheral Pin 14 input.
		0	0	DIG	Remappable Peripheral Pin 14 output.
RC4/SDI1/	RC4	0	0	DIG	PORTC<4> data output.
SDA1/RP15	SDI1	1	I	ST	SPI data input (MSSP1 module).
	SDA1	1	I	I ² C/ SMBus	I ² C data input (MSSP1 module).
		0	0	DIG	I ² C data output (MSSP1 module).
	RP15	1	I	ST	Remappable Peripheral Pin 15 input.
		0	0	DIG	Remappable Peripheral Pin 15 output.

TABLE 10-7: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; I²C/SMB = I²C/SMBus input buffer; x = Don't care (TRISx bit does not affect port direction or is overridden for this option)

Note 1: This bit is only available on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

REGISTER 16-1: TxCON: TIMER4/6/8 CONTROL REGISTER (ACCESS F76h, BANKED F1Eh, BANKED F1Bh)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	TxOUTPS<3:0>: Timerx Output Postscale Select bits
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMRxON: Timerx On bit
	1 = Timerx is on
	0 = Timerx is off
bit 1-0	TxCKPS<1:0>: Timerx Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

16.2 Timer4/6/8 Interrupt

The Timer4/6/8 modules have 8-bit Period registers, PRx, that are both readable and writable. Timer4/6/8 increment from 00h until they match PR4/6/8 and then reset to 00h on the next increment cycle. The PRx registers are initialized to FFh upon Reset.

16.3 Output of TMRx

The outputs of TMRx (before the postscaler) are used only as a PWM time base for the ECCP modules. They are not used as baud rate clocks for the MSSP modules as is the Timer2 output.



18.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

18.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers, 1 through 8, varying with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 18-1.

TABLE 18-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource				
Capture	Timer1 Timer3 or Timer5				
Compare	Timer1, Timer3 or Timer5				
PWM	Timer2, Timer4, Timer6 or Timer8				

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. (See Register 18-2 and Register 18-3.) All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM), at the same time.

The CCPTMRS1 register selects the timers for CCP modules, 7, 6, 5 and 4, and the CCPTMRS2 register selects the timers for CCP modules, 10, 9 and 8. The possible configurations are shown in Table 18-2 and Table 18-3.

TABLE 18-2: TIMER ASSIGNMENTS FOR CCP MODULES 4, 5, 6 AND 7

	CCPTMRS1 Register												
CCP4 CCP5				CCP6			CCP7						
C4TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C5TSEL0	Capture/ Compare Mode	PWM Mode	C6TSEL0	Capture/ Compare Mode	PWM Mode	C7TSEL <1:0>	Capture/ Compare Mode	PWM Mode		
0 0	TMR1	TMR2	0	TMR1	TMR2	0	TMR1	TMR2	0 0	TMR1	TMR2		
0 1	TMR3	TMR4	1	TMR5	TMR4	1	TMR5	TMR2	0 1	TMR5	TMR4		
1 0	TMR3	TMR6							1 0	TMR5	TMR6		
1 1 Reserved ⁽¹⁾							1 1	TMR5	TMR8				

Note 1: Do not use the reserved bit configuration.

TABLE 18-3: TIMER ASSIGNMENTS FOR CCP MODULES 8, 9 AND 10

	CCPTMRS2 Register											
CCP8			CCP8 Devices with 64 Kbyte			ССР9			CCP10			
C8TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C8TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C9TSEL0	Capture/ Compare Mode	PWM Mode	C10TSEL0	Capture/ Compare Mode	PWM Mode	
0 0	TMR1	TMR2	0 0	TMR1	TMR2	0	TMR1	TMR2	0	TMR1	TMR2	
0 1	TMR1	TMR4	0 1	TMR1	TMR4	1	TMR1	TMR4	1	Reserve	ed ⁽¹⁾	
1 0	TMR1	TMR6	1 0	TMR1	TMR6							
1 1	Reserv	ed ⁽¹⁾	1 1	Reserv	red ⁽¹⁾							

Note 1: Do not use the reserved bit configuration.

19.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 19-6). This mode can be used for half-bridge applications, as shown in Figure 19-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PxDC<6:0> bits of the ECCPxDEL register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. For more details on the dead-band delay operations, see **Section 19.4.6 "Programmable Dead-Band Delay Mode"**. Since the PxA and PxB outputs are multiplexed with the port data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 19-6: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



FIGURE 19-7: EXAMPLE OF HALF-BRIDGE APPLICATIONS



© 2010-2017 Microchip Technology Inc.

PIC18F47J13 FAMILY



		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE (K)	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_	

TABLE 21-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE (K)	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	Fosc = 1.000 MHz					
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207				
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51				
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25				
9.6	9.615	0.16	25	9.615	-0.16	12	—	_	_				
19.2	19.231	0.16	12	—	_	_	—	_	_				
57.6	62.500	8.51	3	—	_	_	—	_	_				
115.2	125.000	8.51	1	—	_	—	—	_	—				

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD RATE (K)	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832			
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207			
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103			
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25			
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12			
57.6	58.824	2.12	16	55.555	3.55	8	—	_				
115.2	111.111	-3.55	8	—	_		—	_				

24.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

EQUATION 24-1: CALCULATING OUTPUT OF THE COMPARATOR VOLTAGE REFERENCE

<u>When CVRR = 1 and CVRSS = 0;</u> CVREF = ((CVR<3:0>)/24) x (AVDD - AVSS) <u>When CVRR = 0 and CVRSS = 0;</u> CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x (AVDD - AVSS) <u>When CVRR = 1 and CVRSS = 1;</u> CVREF = ((CVR<3:0>)/24) x ((VREF+) - VREF-) <u>When CVRR = 0 and CVRSS = 1;</u> CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x ((VREF+) - VREF-) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 30-2 in Section 30.0 "Electrical Characteristics").

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER (F53h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit is powered on
	0 = CVREF circuit is powered down
bit 6	CVROE: Comparator VREF Output Enable bit ⁽¹⁾
	 1 = CVREF voltage level is also output on the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin 0 = CVREF voltage is disconnected from the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit
	1 = 0 to 0.667 CVRSRC with CVRSRC/24 step size (low range)
	0 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step size (high range)
bit 4	CVRSS: Comparator VREF Source Selection bit
	1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-)
	0 = Comparator reference source, CVRSRC = AVDD – AVSS
bit 3-0	CVR<3:0>: Comparator VREF Value Selection bits ($0 \le (CVR<3:0>) \le 15$)
	When CVRR = 1:
	$CVREF = ((CVR<3:0>)/24) \bullet (CVRSRC)$
	When CVRR = 0:
	$CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) \bullet (CVRSRC)$

Note 1: CVROE overrides the TRIS bit setting.

PIC18F47J13 FAMILY

COMF	Complement f								
Syntax:	COMF f	{,d {,a}}		Sy					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Ot					
Operation:	$\overline{f} \rightarrow dest$								
Status Affected:	N, Z			St					
Encoding:	0001	11da ffi	ff ffff	Er					
Description:	The conten complemer stored in W stored back	ts of register 'f nted. If 'd' is '0' '. If 'd' is '1', th k in register 'f'	' are , the result is e result is (default).	De					
If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).									
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	Write to destination	Су					
Example:	COMF	REG, 0, 0		Q					
Before Instruc REG After Instructio	etion = 13h on			lf					
REG W	= 13h = ECh								
				lf					

CPFSEQ		Compare	Compare f with W, Skip if f = W				
Syntax:		CPFSEQ	CPFSEQ f {,a}				
Operands:		$0 \le f \le 255$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
Operation:		(f) - (W), skip if $(f) =$	(f) - (W), skip if $(f) = (W)$				
Statu	s Affected.	None	(unsigned companison)				
Enco	dina:	0110					
Encoding:		Compares	Compares the contents of data memory				
Description.		location 'f' performing	location 'f' to the contents of W by performing an unsigned subtraction.				
		lf 'f' = W, th	If 'f' = W, then the fetched instruction is				
		discarded a instead, ma instruction.	discarded and a NOP is executed instead, making this a 2-cycle instruction.				
		If 'a' is '0', ' If 'a' is '1', ' GPR bank	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
		If 'a' is '0' a set is enab in Indexed mode when Section 28 Bit-Orient Literal Off	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ls [.]	1	1				
Cycle		1(2)					
Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lfek	in:	register t	Data	operation			
11 51	ιρ. Ω1	02	03	04			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	d by 2-word ir	struction:				
	Q1	Q2	Q3	Q4			
No		N0 operation	NO	N0 operation			
No		No	No	No			
	operation	operation	operation	operation			
Example:		UPPP					
		nere Neoual	NEQUAL :				
		EQUAL	:				
Before Instruction							
	PC Addre	ess = HE	IRE				
	W REG	= ?					
	After Instructio	n - :					
	If REG	= VV					
	PC If REG	= Ac ≠ W	Idress (EQUA: :	L)			
	PC	= Ac	dress (NEQU	AL)			

PIC18F47J13 FAMILY

TBLWT	Table Write					
Syntax:	TBLWT (*; *+; *-; +*)					
Operands:	None					
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) – 1 \rightarrow TBLPTR if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR;					
	$(TABLAT) \rightarrow Holding Register$					
Status Affected:	None					
Encoding:	0000	0000	0000	llnn nn=0 * =1 *+ =2 *- =3 +*		
	 to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Memory Organization" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: 					
	 no cnange post-increment post-decrement pre-increment 					
Words:	1					
Cycles:	2					
Q Cycle Activity:						
	Q1	Q2	Q3	Q4		
	Decode	No operation	No operation	No operation		
	No	No	No	No		
operation operatio		operation	operation	operation		
	(Read (Wri TABLAT) Hold					

TBLWT Table Write (Continued)

Example 1: TBL	VT *+;				
Before Instruction	TBLWT *+; nstruction BLAT = 55h LPTR = 00A356h DLDING REGISTER DA356h) = FFh structions (table write completion) BLAT = 55h LPTR = 00A357h DLDING REGISTER DA356h) = 55h TBLWT +*; nstruction BLAT = 34h LPTR = 01389Ah DLDING REGISTER 389Ah) = FFh				
TABLAT TBLPTR HOLDING RE			55h 00A356h		
(00A356h)	=	FFh			
After Instructions (table write	completion)			
TABLAT TBLPTR HOLDING RE	GISTER	= =	55h 00A357h		
(00A356h)		=	55h		
Example 2: TBL	WT +*;				
Before Instruction					
TABLAT		=	34h		
		=	01389Ah		
(01389Ah) HOLDING RE	EGISTER	=	FFh		
(01389Bh)		=	FFh		
After Instruction (ta	able write c	omple	oletion)		
TABLAT		=	34h		
TBLPTR		=	01389Bh		
HOLDING RE (01389Ah) HOLDING RE	GISTER	=	FFh		
(01389Bh)		=	34h		

Register)

28.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F47J13 Family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '1', enabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

30.2 DC Characteristics: Power-Down and Supply Current PIC18F47J13 Family (Industrial) (Continued)

PIC18LF47J13 Family		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F47J13 Family		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Device	Тур	Max	Units	Conditions		
	Supply Current (IDD) ⁽²⁾						
	PIC18LFXXJ13	0.41	0.98	mA	-40°C		Fosc = 4 MHz, RC_IDLE mode, Internal RC Oscillator
		0.44	0.98	mA	+25°C	VDD = 2.0V, VDDCORE = 2.0V	
		0.48	1.12	mA	+85°C	VBBCORE - 2.0V	
	PIC18LFXXJ13	0.48	1.14	mA	-40°C		
		0.51	1.14	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V$	
		0.55	1.25	mA	+85°C	VBBOOKE 2.0V	
	PIC18FXXJ13	0.45	1.21	mA	-40°C		
		0.49	1.21	mA	+25°C	VDD = 2.15V, VDDCORE = 10 μF	
		0.52	1.30	mA	+85°C		
	PIC18FXXJ13	0.52	1.20	mA	-40°C		
		0.54	1.20	mA	+25°C	VDD = 3.3V, VDDCORE = 10 μ F	
		0.58	1.35	mA	+85°C		
	PIC18LFXXJ13	0.53	1.4	mA	-40°C		Fosc = 8 MHz, RC_IDLE mode, Internal RC Oscillator
		0.56	1.5	mA	+25°C	VDD = 2.0V, VDDCORE = 2.0V	
		0.60	1.6	mA	+85°C		
	PIC18LFXXJ13	0.63	2.0	mA	-40°C		
		0.67	2.0	mA	+25°C	VDD – 2.5V, VDDCORE = 2.5V	
		0.72	2.2	mA	+85°C		
	PIC18FXXJ13	0.58	1.8	mA	-40°C	VDD = 2.15V, VDDCORE = 10 μF	
		0.62	1.8	mA	+25°C		
		0.66	2.0	mA	+85°C		
	PIC18FXXJ13	0.69	2.2	mA	-40°C		
		0.70	2.2	mA	+25°C	VDD = 3.3V, VDDCORE = 10 μ F	
		0.74	2.3	mA	+85°C		

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. All features that add delta current are disabled (such as WDT). The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD/Vss; MCLR = VDD; WDT disabled unless otherwise specified.

3: Low-power Timer1 with standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

31.2 Package Details

The following sections give the technical details of the packages.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

APPENDIX A: REVISION HISTORY

Revision A (March 2010)

Original data sheet for PIC18F47J13 Family devices.

Revision B (9/2016)

Removed Preliminary from the data sheet; Updated Packages; Other minor corrections.

Revision C (3/2017)

Replaced ADC chapter with version from Revision A of the document; Minor changes to the entire document.