



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	3.8К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26j13-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.5 Effects of Power-Managed Modes on Various Clock Sources

When the PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled.

In secondary clock modes (SEC_RUN and SEC_I-DLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1, Timer3 or Timer5.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features regardless of the power-managed mode (see Section 27.2 "Watchdog Timer (WDT)", Section 27.4 "Two-Speed Start-up" and Section 27.5 "Fail-Safe Clock Monitor" for more information on WDT, FSCM and Two-Speed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If Sleep mode is selected, all clock sources which are no longer required are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents) outside of Deep Sleep.

Enabling any on-chip feature that will operate during Sleep mode increases the current consumed during Sleep mode. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support an RTC. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PMP, INTx pins, etc.). Peripherals that may add significant current consumption are listed in Section 30.2 "DC Characteristics: Power-Down and Supply Current PIC18F47J13 Family (Industrial)".

3.6 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 5.6 "Power-up Timer (PWRT)".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 30-14).

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS mode). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (parameter 38, Table 30-14), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the internal oscillator or EC modes are used as the primary clock source.

6.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash microcontrollers:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Section 7.0 "Flash Program Memory" provides additional information on the operation of the Flash program memory.

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address returns all '0's (a NOP instruction).

The PIC18F47J13 Family offers a range of on-chip Flash program memory sizes, from 64 Kbytes (up to 32,768 single-word instructions) to 128 Kbytes (65,536 single-word instructions).

Figure 6-1 provides the program memory maps for individual family devices.





REGISTER 10-33: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9 (BANKED EC9h)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 7							bit 0

Legend:	R/W = Readable bit, Writab	R/W = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-34: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10 (BANKED ECAh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:	R/\overline{W} = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-14 for peripheral function numbers)

REGISTER 10-35: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11 (BANKED ECBh)

U-0	U-0	J-0 U-0 R/W-0 R/W-0		R/W-0	R/W-0 $R/W-0$		
—	—	—	RP11R4	RP11R3	RP11R3 RP11R2 RP11R1		RP11R0
bit 7							bit 0

Legend:	R/W = Readable bit, Writable bit if IOLOCK = 0				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-14 for peripheral function numbers)



FIGURE 11-16: WRITE TIMING, 8-BIT DATA, WAIT STATES ENABLED, PARTIALLY MULTIPLEXED ADDRESS



FIGURE 11-17: READ TIMING, 8-BIT DATA, PARTIALLY MULTIPLEXED ADDRESS, ENABLE STROBE



REGISTER 20-6: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C MODE) (1, ACCESS FC6h; 2, F73h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾
bit 7							bit 0
							1
Legend:							
R = Reada	able bit	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	WCOL: Write	e Collision Detec	t bit				
	In Master Tra	Insmit mode:	- versieter we		$\frac{1}{2}$		
	⊥ = A write i transmis	sion to be started	- register wa d (must be cli	s allempled wh	nie the FC co re)	nations were i	for valid for a
	0 = No collis	ion					
	In Slave Tran	<u>ismit mode:</u>					
	1 = The SSF	PxBUF register is	s written while	e it is still transm	nitting the previ	ous word (mus	t be cleared in
	0 = No collis) ion					
	In Receive m	ode (Master or S	Blave modes)	<u>.</u>			
	This is a "dor	n't care" bit.					
bit 6	SSPOV: Rec	eive Overflow In	dicator bit				
	In Receive m	ode:		register is still b	olding the prov	iouo huto (muo	the elected in
	software)	THE SSPXDUF	register is still f	loiding the prev	nous byte (mus	t be cleared in
	0 = No overf	low					
	<u>In Transmit m</u>	<u>node:</u>					
	This is a "dor	n't care" bit in Tra	ansmit mode.	(1)			
bit 5	SSPEN: Mas	ter Synchronous	Serial Port E	Enable bit(")			
	1 = Enables t 0 = Disables	the serial port an the serial port ar	id configures	the SDAx and S these pins as I/	OLx pins as tr	ie serial port pil	18
bit 4	CKP: SCKx F	Release Control	bit	·			
	In Slave mod	e:					
	1 = Releases	clock	- t - l -)		4		
	0 = Holds Clo	ICK IOW (CIOCK SU	etch); used to	ensure data se	etup time		
	Unused in thi	is mode.					
bit 3-0	SSPM<3:0>:	Master Synchro	nous Serial F	ort Mode Selec	t bits ⁽²⁾		
	1111 = I ² C S	Blave mode, 10-b	it address wi	th Start and Stop	p bit interrupts	enabled	
	$1110 = I^2 C S$	Slave mode, 7-bit	address with	Start and Stop	bit interrupts e	nabled	
	1011 = FC F	the SSPxMSK r	eqister at the	SSPxADD SFF	address(3,4)		
	$1000 = I^2 C N$	laster mode, clo	ck = Fosc/(4	* (SSPxADD +	1))		
	$0111 = I^2 C S$	lave mode, 10-b	it address				
	0110 = I²C S	Blave mode, 7-bit	address				
Note 1:	When enabled, th	ne SDAx and SC	Lx pins must	be configured a	as inputs.		
2:	Bit combinations	not specifically li	isted here are	e either reserved	d or implement	ed in SPI mode	only.
3:	When SSPM<3:0 SSPxMSK registe)> = 1001, any re er.	eads or writes	s to the SSPxAI	DD SFR addres	ss actually acce	esses the

4: This mode is only available when 7-Bit Address Masking mode is selected (MSSPMSK Configuration bit is '1').

REGISTER 20-8: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C SLAVE MODE) (1, ACCESS FC5h; 2, F71h)

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT ⁽²⁾	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾
bit 7					•		bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	GCEN: Gener	al Call Enable	bit (Slave mod	le only)			
	1 = Enables in	terrupt when a	general call a	ddress (0000h)) is received in	the SSPxSR	
	0 = General ca	all address dis	abled				
bit 6	ACKSTAT: Ac	knowledge Sta	itus bit ⁽²⁾				
	Unused in Slav	ve mode.					
bit 5-2	ADMSK<5:2>	: Slave Addres	s Mask Selec	t bits (5-bit addr	ress masking)		
	1 = Masking o	f the correspor	nding bits of S	SPxADD is ena	bled		
	0 = Masking o	f the correspor	nding bits of S	SPxADD is disa	abled		
bit 1	ADMSK1: Sla	ve Address Le	ast Significant	bit(s) Mask Se	lect bit		
	In 7-Bit Addres	<u>ssing mode:</u>					
	1 = Masking o	f SSPxADD<1	> only is enab	led			
		r SSPXADD<1	> only is disab	lea			
	In 10-Bit Addre		·Os is enabled				
	1 = Masking 0 0 = Masking o	f SSPXADD<1	:0> is enabled	I			
bit 0	SEN: Start Co	ndition Enable	/Stretch Enabl	e bit ⁽¹⁾			
	1 = Clock stret	ching is enabl	ed for both sla	ve transmit and	l slave receive	(stretch enable	d)
	0 = Clock stret	ching is disab	led			(~ /
Note 1:	If the I ² C module i	s active these	bits may not b	ne set (no spool	ling) and the S	SPxBUE may n	ot be written

- Note 1: If the I²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be wr (or writes to the SSPxBUF are disabled).
 - $\mbox{2:} \quad \mbox{This bit is unimplemented in } I^2C \mbox{ Slave mode.}$

REGISTER 20-9: SSPxMSK: I²C SLAVE ADDRESS MASK REGISTER (7-BIT MASKING MODE) (1, ACCESS FC8h; 2, F74h)⁽¹⁾

	()		,,,,,				
R/W-1							
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MSK<7:0>: Slave Address Mask Select bits

1 = Masking of the corresponding bit of SSPxADD is enabled

0 = Masking of the corresponding bit of SSPxADD is disabled

Note 1: This register shares the same SFR address as SSPxADD and is only addressable in select MSSP operating modes. See Section 20.5.3.4 "7-Bit Address Masking Mode" for more details.

2: MSK0 is not used as a mask bit in 7-bit addressing.

EXAMPLE 21-1: CALCULATING BAUD RATE ERROR

```
For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, and
8-bit BRG:
Desired Baud Rate = Fosc/(64 ([SPBRGHx:SPBRGx] + 1))
Solving for SPBRGHx:SPBRGx:
    X = ((Fosc/Desired Baud Rate)/64) - 1
    = ((16000000/9600)/64) - 1
    = [25.042] = 25
Calculated Baud Rate=16000000/(64 (25 + 1))
    = 9615
Error = (Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
    = (9615 - 9600)/9600 = 0.16%
```

TABLE 21-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	
SPBRGHx	EUSARTx B	EUSARTx Baud Rate Generator High Byte							
SPBRGx	EUSARTx B	EUSARTx Baud Rate Generator Low Byte							

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

21.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-Of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bits) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

21.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering Sleep mode.





FIGURE 21-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



22.0 10/12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module in the PIC18F47J13 family of devices has 10 inputs for the 28-pin devices and 13 inputs for the 44-pin devices. This module allows conversion of an analog input signal to a corresponding 10- or 12-bit digital number.

The module has these registers:

- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Port Configuration Register 0 (ANCON0)
- A/D Port Configuration Register 1 (ANCON1)
- A/D Result Registers (ADRESH and ADRESL)
- A/D Trigger Register (ADCTRIG)
- Configuration Register 3 High (ADCSEL, CONFIG3H<1>)

The ADCON0 register, shown in Register 22-1, controls the operation of the A/D module.

The ADCON1 register, shown in Register 22-2, configures the A/D clock source, programmed acquisition time and justification. The ANCON0 and ANCON1 registers, in Register 22-1 and Register 22-2, configure the functions of the port pins.

The ADCSEL Configuration bit (CONFIG3H<1>) sets the module for 10- or 12-bit conversions. The 10-Bit Conversion mode is useful for applications that favor conversion speed over conversion resolution. The ANCON0 and ANCON1 registers are used to configure the operation of the I/O pin associated with each analog channel. Setting any one of the PCFG bits configures the corresponding pin to operate as a digital only I/O. Clearing a bit configures the pin to operate as an analog input for either the A/D Converter or the comparator module. All digital peripherals are disabled and digital inputs read as '0'. As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on device Resets.

In order to correctly perform A/D conversions on the VBG band gap reference (ADCON0<5:2> = 1111), the reference circuit must be powered on first. The VBGEN bit in the ANCON1 register allows the firmware to manually

request that the band gap reference circuit should be enabled. For best accuracy, firmware should allow a settling time of at least 10 ms prior to performing the first acquisition on this channel after enabling the band gap reference.

The reference circuit may already have been turned on if some other hardware module (such as the on-chip voltage regulator, comparators or HLVD) has already requested it. In this case, the initial turn-on settling time may have already elapsed and firmware does not need to wait as long before measuring VBG. Once the acquisition is complete, firmware may clear the VBGEN bit, which will save a small amount of power if no other modules are still requesting the VBG reference.

REGISTER 22-4:	ANCON0: A/D PORT CONFIGURATION REGISTER 0 (BANKED F48h))
		/

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5 ⁽¹⁾	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **PCFG<7:0>:** Analog Port Configuration bits (AN7-AN0) 1 = Pin configured as a digital port

0 = Pin configured as an analog channel – digital input disabled and reads '0'

Note 1: These bits are only available only on 44-pin devices.

REGISTER 22-5: ANCON1: A/D PORT CONFIGURATION REGISTER 1 (BANKED F49h)

R/W-0	R	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VBGEN	r		PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	VBGEN: 1.2V Band Gap Reference Enable bit
	1 = 1.2V band gap reference is powered on0 = 1.2V band gap reference is turned off to save power (if no other modules are requesting it)
bit 6	Reserved: Always maintain as '0' for lowest power consumption
bit 5	Unimplemented: Read as '0'
bit 4-0	PCFG<12:8>: Analog Port Configuration bits (AN12-AN8)
	 1 = Pin configured as a digital port 0 = Pin configured as an analog channel – digital input disabled and reads '0'

26.1 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D is then a measurement of the capacitance of the circuit. In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is then representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

26.1.1 THEORY OF OPERATION

The operation of the CTMU is based on the following equation for charge:

$$I = C \bullet \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (*I*) multiplied by the amount of time in seconds that the current flows (*t*). Charge is also defined as the capacitance in farads (*C*) multiplied by the voltage of the circuit (*V*). It follows that:

$$I \cdot t = C \cdot V.$$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

$$t = (C \cdot V)/I$$

or by:

$$C = (I \cdot t) / V$$

using a fixed time that the current source is applied to the circuit.

26.1.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in $\pm 2\%$ increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '01' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Note that half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100001' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

26.1.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2), Timer1 or Output Compare Module 1. The input channels are levelsensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2> and <6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

26.1.4 EDGE STATUS

The CTMUCONL register also contains two status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and is the same as the channel's current state.

The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (but not both) of the status bits is set, and shuts current off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This is also the user's application to manually enable or disable the current source. Setting either one (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

ADD	WFC	ADD W a	ADD W and Carry bit to f			
Synta	ax:	ADDWFC	f {,d {,	a}}		
Oper	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Oper	ation:	(W) + (f) +	$(C) \rightarrow de$	st		
Statu	s Affected:	N,OV, C, I	DC, Z			
Enco	ding:	0010	00da	ffff	ffff	
Desc	ription:	Add W, the location 'f' placed in placed in	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.			
		lf 'a' is '0', lf 'a' is '1', GPR bank	the Acces the BSR i (default).	ss Bank is s used to	selected. select the	
		If 'a' is '0' set is enal in Indexec mode whe Section 2 Bit-Orient Literal Of	and the ex bled, this i d Literal O ⁻ enever f ≤ 8.2.3 "By ted Instru fset Mode	xtended in nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta	nstruction operates ressing See ed and Indexed ails.	
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data	ss V a de	Vrite to stination	
<u>Exan</u>	nple:	ADDWFC	REG,	0, 1		
	Before Instruc Carry bit REG W After Instructic Carry bit REG W	tion = 1 = 02h = 4Dh on = 0 = 02h = 50h				

ANDLW	AND Litera	AND Literal with W					
Syntax:	ANDLW	k					
Operands:	$0 \le k \le 255$;					
Operation:	(W) .AND. $k \rightarrow W$						
Status Affected:	N, Z						
Encoding:	0000	1011	kkk	ck	kkkk		
Description:	The conter 8-bit literal	its of W a 'k'. The r	are AN esult i	IDec s pla	I with the aced in W		
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	3		Q4		
Decode	Read literal 'k'	Proce Data	ess a	۷	Vrite to W		
Example:		0 E Eb					
	ANDTM	UJEII					
Before Instruc	tion = Δ3h						
After Instruction	- 7311 on						
W	= 03h						

COMF	Compleme	ent f		CF
Syntax:	COMF f	{,d {,a}}		Sy
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Ot
Operation:	$\overline{f} \rightarrow dest$			
Status Affected:	N, Z			St
Encoding:	0001	11da ffi	ff ffff	Er
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).			
	If 'a' is '0', t If 'a' is '1', t GPR bank	he Access Bar he BSR is use (default).	nk is selected. d to select the	
	If 'a' is '0' a set is enabl in Indexed mode wher Section 28 Bit-Oriente Literal Offs	nd the extended ed, this instruct Literal Offset A never $f \le 95$ (51 .2.3 "Byte-Oried Instruction set Mode" for	ed instruction ction operates Addressing Fh). See iented and s in Indexed details.	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write to destination	Су
Example:	COMF	REG, 0, 0		Q
Before Instruc REG After Instructio	etion = 13h on			lf
REG W	= 13h = ECh			
				lf

CPFSEQ Compare f with W, Skip if f = W				if f = W			
Synta	ax:	CPFSEQ	CPFSEQ f {,a}				
Oper	ands:	$0 \le f \le 255$ $a \in [0,1]$					
Oper	ation:	(f) - (W), skip if $(f) =$	(W)				
Statu	s Affected.	None	companson)				
Enco	dina:	0110	0015 ff	e eee			
Doco	vinty.	Compares	the contents of				
Dest		location 'f' to the contents of W by performing an unsigned subtraction					
		lf 'f' = W, th	en the fetched	instruction is			
		discarded a instead, ma instruction.	and a NOP is ex aking this a 2-c	vecuted Aycle			
		If 'a' is '0', ' If 'a' is '1', ' GPR bank	the Access Bar the BSR is use (default).	nk is selected. d to select the			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Word	ls.	1					
Cycle		1(2)					
Cycle	-5.	Note: 3 cy by a	cles if skip and 2-word instruc	I followed			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf ok	in:	register 'f'	Data	operation			
11 5K	ιμ. Ο1	02	03	04			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	d by 2-word ir	struction:				
	Q1	Q2	Q3	Q4			
	No	N0 operation	No	No			
	No	No	No	No			
	operation	operation	operation	operation			
Evan		HEDE					
Exan	ipie.	here Neoual	CPFSEQ REG	, U			
		EQUAL	:				
	Before Instruc	tion					
	PC Addre	ess = HE	IRE				
	W	= ?					
	After Instructio	on - ·					
	If REG	= VV					
	PC If RFG	= Ac ≠ W	dress (EQUA:	L)			
	PC	= Ac	, dress (NEQU)	AL)			

INCFSZ	2	Increment	Increment f, Skip if 0				
Syntax:		INCFSZ	INCFSZ f {,d {,a}}				
Operan	ds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:		(f) + $1 \rightarrow d$ skip if resu	est, It = 0				
Status A	Affected:	None					
Encodir	ng:	0011	11da	fff	f ffff		
Description:		The conter incremente placed in V placed bac	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default)				
		If the result which is alr and a NOP it a 2-cycle	is '0', the ready fetclis execute instructio	e next hed is ed inst n.	instruction discarded ead, making		
		If 'a' is '0', f If 'a' is '1', f GPR bank	he Acces he BSR is (default).	s Banl s used	k is selected. to select the		
		If 'a' is '0' a set is enab in Indexed mode when Section 28 Bit-Oriente Literal Offe	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:		1	1				
Cycles:		1(2) Note: 3 (by	cycles if s a 2-word	kip an instru	d followed ction.		
Q Cycl	e Activity:						
_	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	SS	Write to		
lf skin [.]		Tegister T	Data		uestination		
n onip.	Q1	Q2	Q3		Q4		
	No	No	No		No		
C	operation	operation	operati	on	operation		
If skip	and followe	d by 2-word in	struction:				
	Q1	Q2	Q3		Q4		
	No	No	No		No		
(operation	operation	operati	on	operation		
c	operation	operation	operati	on	operation		
Exampl	<u>e:</u>	HERE NZERO ZERO	INCFSZ :	CNI	F, 1, 0		
Be	fore Instruc PC	tion = Addres	S (HERE))			
	CNT If CNT PC If CNT PC	 = CNT + = 0; = Addres ≠ 0; = Addres 	1 s (zero) s (nzero)))			

INFSNZ Increment f, Skip if Not 0				0		
Synta	ax:	INFSNZ f	{,d {,a}}			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Oper	ation:	(f) + 1 \rightarrow description de skip if resul	est, t ≠ 0			
Statu	s Affected:	None				
Enco	ding:	0100	10da ffi	ff ffff		
Desc	ription:	The conten incremente placed in W placed bacl	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).			
		If the result instruction discarded a instead, ma instruction.	is not '0', the i which is alread ind a NOP is e king it a 2-cyc	next ly fetched is kecuted le		
		If 'a' is '0', t If 'a' is '1', t GPR bank	he Access Bar he BSR is use (default).	nk is selected. d to select the		
If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index				ed instruction otion operates addressing Fh). See iented and s in Indexed details.		
Word	ls:	1				
Cycle	es:	1(2) Note: 3 cy by a	vcles if skip an a 2-word instru	d followed ction.		
QC		02	03	04		
1	Decode	Read	Process	Write to		
	200040	register 'f'	Data	destination		
lf sk	ip:					
1	Q1	Q2	Q3	Q4		
	No	No	No	No		
lfsk	in and follower	d by 2-word in	operation	operation		
II OK	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
<u>Exan</u>	<u>nple:</u>	HERE ZERO NZERO	INFSNZ REG	, 1 , 0		
	Before Instruc PC After Instructic	tion = Address on	6 (HERE)			
	REG If REG PC	= REG + ≠ 0; = Address = 0;	1 G (NZERO)			
	PC	= Address	G (ZERO)			

IORLW		Inclusive	Inclusive OR Literal with W						
Synta	ax:	IORLW k	IORLW k						
Oper	ands:	$0 \le k \le 255$	$0 \leq k \leq 255$						
Oper	ation:	(W) .OR. k	(W) .OR. $k \rightarrow W$						
Statu	is Affected:	N, Z	N, Z						
Enco	oding:	0000	1001 kkkk		k	kkkk			
Description:		The conter 8-bit literal in W.	The contents of W are ORed with the 8-bit literal 'k'. The result is placed in W.						
Word	ls:	1	1						
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'	Process Data		Write to W				
Example: Before Instructio W = After Instruction W =		IORLW tion = 9Ah on = BFh	35h						

IORV	VF	Inclusive OR W with f					
Synta	ax:	IORWF 1	[;] {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$				
Oper	ation:	(W) .OR. (f	$) \rightarrow dest$				
Statu	s Affected:	N, Z					
Enco	ding:	0001	00da	ffff	ffff		
Description: Inclusive OR W with register 'f'. If 'd' '0', the result is placed in W. If 'd' is ' the result is placed back in register 'f (default).				ʻf'. If ʻd' is If ʻd' is ʻ1', egister ʻf'			
If 'a' is '0', the Access Bank is select If 'a' is '⊥', the BSR is used to select GPR bank (default).				s selected. select the			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details						
Word	ls:	1	1				
Cycles:		1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proces Data	s v de	Write to estination		

Example: IORWF RESULT, 0, 1

Before Instruction	
RESULT =	13h
W =	91h
After Instruction	
RESULT =	13h
W =	93h

Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40	T⊤0H	T0CKI High Pulse Width No		No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10		ns	
41	TT0L	T0CKI Low Pulse Width		No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	—	ns	
42	TT0P	T0CKI Period		No prescaler	Tcy + 10	— ns		
				With prescaler	Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T1CKI/T3CKI High Time	Synchronous, n	o prescaler	0.5 Tcy + 20	—	ns	
			Synchronous, w	ith prescaler	10	—	ns	
			Asynchronous		30	_	ns	
46	T⊤1L	T1L T1CKI/T3CKI Low Time	Synchronous, n	o prescaler	0.5 TCY + 5	—	ns	
			Synchronous, w	/ith prescaler	10	—	ns	
			Asynchronous		30	—	ns	
47	TT1P	T1CKI/T3CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		83	—	ns	
	F⊤1	T1CKI Input F	requency Range ⁽¹⁾		DC	12	MHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	cternal T1CKI Clock Edge to ent		2 Tosc	7 Tosc		

TABLE 30-16: TI	IMER0 AND TIMER1	EXTERNAL CLOCK	REQUIREMENTS
-----------------	------------------	----------------	--------------

Note 1: The Timer1 oscillator is designed to drive 32.768 kHz crystals. When T1CKI is used as a digital input, frequencies up to 12 MHz are supported.

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
120	TCKH2DTV	<u>Sync XMIT (Master and Slave)</u> Clock High to Data Out Valid		40	ns			
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns			
122	TDTRF	Data Out Rise Time and Fall Time		20	ns			

TABLE 30-29: EUSARTx SYNCHRONOUS TRANSMISSION REQUIREMENTS

FIGURE 30-22: EUSARTx SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 30-30: EUSARTx SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
125	TDTV2CKL	Sync RCV (Master and Slave) Data Hold before CKx \downarrow (DTx hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CKx \downarrow (DTx hold time)	15	—	ns	

31.2 Package Details

The following sections give the technical details of the packages.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]



Microchip Technology Drawing C04-103D Sheet 1 of 2