



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 2.75V
Data Converters	A/D 10x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27j13t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 4.0 LOW-POWER MODES

The PIC18F47J13 Family devices can manage power consumption through clocking to the CPU and the peripherals. In general, reducing the clock frequency and number of circuits being clocked reduces power consumption.

For managing power in an application, the primary modes of operation are:

- Run Mode
- Idle Mode
- Sleep Mode
- Deep Sleep Mode

Additionally, there is an Ultra Low-Power Wake-up (ULPWU) mode for generating an interrupt-on-change on RA0.

These modes define which portions of the device are clocked and at what speed.

- The Run and Idle modes can use any of the three available clock sources (primary, secondary or internal oscillator blocks).
- The Sleep mode does not use a clock source.

The ULPWU mode on RA0 allows a slow falling voltage to generate an interrupt-on-change on RA0 without excess current consumption. See **Section 4.7 "Ultra Low-Power Wake-up**".

The power-managed modes include several power-saving features offered on previous PIC<sup>®</sup> devices, such as clock switching, ULPWU and Sleep mode. In addition, the PIC18F47J13 Family devices have added a new power-managed Deep Sleep mode.

# 4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires these decisions:

- Will the CPU be clocked?
- · If so, which clock source will be used?

The IDLEN bit (OSCCON<7>) controls CPU clocking and the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

# 4.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- Primary clock source Defined by the FOSC<2:0> Configuration bits
- Timer1 clock Provided by the secondary oscillator
- Postscaled internal clock Derived from the internal oscillator block

#### 4.1.2 ENTERING POWER-MANAGED MODES

Switching from one clock source to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source.

Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch also may be subject to clock transition delays. These delays are discussed in **Section 4.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, the IDLEN bit or the DSEN bit prior to issuing a SLEEP instruction.

If the IDLEN and DSEN bits are already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

# 6.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash microcontrollers:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Section 7.0 "Flash Program Memory" provides additional information on the operation of the Flash program memory.


## 6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address returns all '0's (a NOP instruction).

The PIC18F47J13 Family offers a range of on-chip Flash program memory sizes, from 64 Kbytes (up to 32,768 single-word instructions) to 128 Kbytes (65,536 single-word instructions).

Figure 6-1 provides the program memory maps for individual family devices.





Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on
										POR, BOR
F4Bh	DSWAKEH	-			_	_	—	_	DSINT0	0
F4Ah	DSWAKEL	DSFLT		DSULP	DSWDT	DSRTC	DSMCLR	—	DSPOR	0-00 00-1
F49h	ANCON1	VBGEN		- (2)	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	00 0000
F48h	ANCON0	PCFG7 <sup>(2)</sup>	PCFG6 <sup>(2)</sup>	PCFG5 <sup>(2)</sup>	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000
F47h	ALRMCFG	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	0000 0000
F46h	ALRMRPT	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000 0000
F45h	ALRMVALH	Alarm Value H								XXXX XXXX
F44h	ALRMVALL	Alarm Value L	ow Register V I	Vindow based	on ALRMPTR	<1:0>				XXXX XXXX
F43h	-	-	-	—	-	—	—	—	-	
F42h	ODCON1	CCP8OD	CCP70D	CCP6OD	CCP50D	CCP4OD	ECCP3OD	ECCP2OD	ECCP10D	0000 0000
F41h	ODCON2	—	_	—	—	CCP100D	CCP90D	U2OD	U10D	0000
F40h	ODCON3	CTMUDS		—	—	—	—	SPI2OD	SPI10D	000
F3Fh	RTCCFG	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	0-00 0000
F3Eh	RTCCAL	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000 0000
F3Dh	REFOCON	ROON		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	0-00 0000
F3Ch	PADCFG1	—	—	—	—	—	RTSECSEL1	RTSECSEL0	PMPTTL <sup>(2)</sup>	000
F3Bh	RTCVALH	RTCC Value H	0 0							0xxx xxxx
F3Ah	RTCVALL	RTCC Value L		r	1				1	0xxx xxxx
F25h	CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111
F24h	TMR5H	Timer5 Regist								XXXX XXXX
F23h	TMR5L	Timer5 Regist	er Low Bytes						1	XXXX XXXX
F22h	T5CON	TMR5CS1	TMR5CS0	T5CKPS1	T5CKPS0	T5OSCEN	T5SYNC	RD16	TMR5ON	0000 0000
F21h	T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/ T5DONE	T5GVAL	T5GSS1	T5GSS0	0000 0x00
F20h	TMR6	Timer6 Regist	er							0000 0000
F1Fh	PR6	Timer6 Period	Register							1111 1111
F1Eh	T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000
F1Dh	TMR8	Timer8 Regist	er							0000 0000
F1Ch	PR8	Timer8 Period	Register							1111 1111
F1Bh	T8CON	—	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0	-000 0000
F1Ah	PSTR3CON	CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F19h	ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000
F18h	ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000
F17h	CCPR3H	Capture/Comp	pare/PWM Re	gister 3 High E	Byte					xxxx xxxx
F16h	CCPR3L	Capture/Comp	pare/PWM Re	gister 3 Low B	yte	-	-	-		xxxx xxxx
F15h	CCP3CON	P3M1	P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	0000 0000
F14h	CCPR4H	Capture/Comp	bare/PWM Re	gister 4 High E	Byte					XXXX XXXX
F13h	CCPR4L	Capture/Comp	oare/PWM Re	gister 4 Low B	yte					XXXX XXXX
F12h	CCP4CON	—	—	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000
F11h	CCPR5H	Capture/Comp	bare/PWM Re	gister 5 High E	Byte					XXXX XXXX
F10h	CCPR5L	Capture/Comp	bare/PWM Re	gister 5 Low B	yte					XXXX XXXX
F0Fh	CCP5CON	—	—	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	00 0000
F0Eh	CCPR6H	Capture/Comp	oare/PWM Re	gister 6 High E	Byte					XXXX XXXX
F0Dh	CCPR6L	Capture/Comp	oare/PWM Re	gister 6 Low B	yte					XXXX XXXX
F0Ch	CCP6CON	_	_	DC6B1	DC6B0	CCP6M3	CCP6M2	CCP6M1	CCP6M0	00 0000
F0Bh	CCPR7H	Capture/Comp	oare/PWM Re	gister 7 High E	Byte					XXXX XXXX
F0Ah	CCPR7L	Capture/Comp	bare/PWM Re	gister 7 Low B	yte					XXXX XXXX
F09h	CCP7CON	—	—	DC7B1	DC7B0	CCP7M3	CCP7M2	CCP7M1	CCP7M0	00 0000
F08h	CCPR8H	Capture/Comp	oare/PWM Re	gister 8 High E	Byte					XXXX XXXX

TABLE 6-4:	<b>REGISTER FILE SUMMARY (</b>	PIC18F47J13 FAMILY	(CONTINUED)
			(

Note 1: Applicable for 28-pin devices (PIC18F26J13, PIC18F27J13, PIC18LF26J13 and PIC18LF27J13).

2: Applicable for 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

3: Value on POR, BOR.

# PIC18F47J13 FAMILY

			PORTB I/O SUMMARY						
Pin	Function	TRIS Setting	I/O	l/O Type	Description				
RB0/AN12/ C3IND/INT0/	RB0	1	Ι	TTL	PORTB<0> data input; weak pull-up when the RBPU bit is cleared. Disabled when analog input is enabled. <sup>(1)</sup>				
RP3		0	0	DIG	LATB<0> data output; not affected by an analog input.				
	AN12	1	Ι	ANA	A/D Input Channel 12. <sup>(1)</sup>				
	C3IND	1	Ι	ANA	Comparator 3 Input D.				
	INT0	1	Ι	ST	External Interrupt 0 input.				
	RP3	1	Ι	ST	Remappable Peripheral Pin 3 input.				
		0	0	DIG	Remappable Peripheral Pin 3 output.				
RB1/AN10/ C3INC/PMBE/	RB1	1	Ι	TTL	PORTB<1> data input; weak pull-up when the $\overline{\text{RBPU}}$ bit is cleared. Disabled when an analog input is enabled. <sup>(1)</sup>				
RTCC/RP4		0	0	DIG	LATB<1> data output; not affected by an analog input.				
	AN10	1	Ι	ANA	A/D Input Channel 10. <sup>(1)</sup>				
	C3INC	1	Ι	ANA	Comparator 3 Input C.				
	PMBE <sup>(3)</sup>	х	0	DIG	Parallel Master Port byte enable.				
	RTCC	0	0	DIG	Asynchronous serial transmit data output (USART module).				
	RP4	1	Ι	ST	Remappable Peripheral Pin 4 input.				
		0	0	DIG	Remappable Peripheral Pin 4 output.				
RB2/AN8/ C2INC/CTED1/	RB2	1	Ι	TTL	PORTB<2> data input; weak pull-up when the $\overline{\text{RBPU}}$ bit is cleared. Disabled when an analog input is enabled. <sup>(1)</sup>				
PMA3/REFO/		0	0	DIG	LATB<2> data output; not affected by an analog input.				
RP5	AN8	1	Ι	ANA	A/D Input Channel 8. <sup>(1)</sup>				
	C2INC	1	Ι	ANA	Comparator 2 Input C.				
	CTED1	1	Ι	ST	CTMU Edge 1 input.				
	PMA3 <sup>(3)</sup>	Х	0	DIG	Parallel Master Port address.				
	REFO	0	0	DIG	Reference output clock.				
	RP5	1	Ι	ST	Remappable Peripheral Pin 5 input.				
		0	0	DIG	Remappable Peripheral Pin 5 output.				
RB3/AN9/	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.				
C3INA/CTED2/ PMA2/RP6		1	Ι	TTL	PORTB<3> data input; weak pull-up when the $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input is enabled. <sup>(1)</sup>				
	AN9	1	Ι	ANA	A/D Input Channel 9. <sup>(1)</sup>				
i F	C3INA	1	Ι	ANA	Comparator 3 Input A.				
i F	CTED2	1	Ι	ST	CTMU Edge 2 input.				
i F	PMA2 <sup>(3)</sup>	х	0	DIG	Parallel Master Port address.				
i F	RP6	1	Ι	ST	Remappable Peripheral Pin 6 input.				
		0	0	DIG	Remappable Peripheral Pin 6 output.				

TABLE 10-5: PORTB I/O SUMMARY

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRISx bit does not affect port direction or is overridden for this option)

**Note 1:** Pins are configured as analog inputs by default on POR. Using these pins for digital inputs requires setting the appropriate bits in the ANCON1 register.

2: All other pin functions are disabled when ICSP<sup>™</sup> or ICD is enabled.

**3:** Only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

4: Only on 28-pin devices (PIC18F26J13, PIC18F27J13, PIC18LF26J13 and PIC18LF27J13).

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RD6/PMD6/	6/ RD6 1 I ST		ST	PORTD<6> data input.	
RP23		0	0	DIG	LATD<6> data output.
	PMD6 <sup>(1)</sup>	1	Ι	ST/TTL	Parallel Master Port data in.
		0	0	DIG	Parallel Master Port data out.
	RP23		Ι	ST	Remappable Peripheral Pin 23 input.
		0	0	DIG	Remappable Peripheral Pin 23 output.
RD7/PMD7/	RD7	1	Ι	ST	PORTD<7> data input.
RP24		0	0	DIG	LATD<7> data output.
	PMD7 <sup>(1)</sup>	1	Ι	ST/TTL	Parallel Master Port data in.
0         O         DIG           RP24         1         I         ST		0	0	DIG	Parallel Master Port data out.
		ST	Remappable Peripheral Pin 24 input.		
		0	0	DIG	Remappable Peripheral Pin 24 output.

### TABLE 10-9: PORTD I/O SUMMARY (CONTINUED)

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer;  $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRISx bit does not affect port direction or is overridden for this option).

Note 1: Only on 44-pin devices (PIC18F46J13, PIC18F47J13, PIC18LF46J13 and PIC18LF47J13).

#### TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTD <sup>(1)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
LATD <sup>(1)</sup>	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are not available in 28-pin devices (PIC18F26J13, PIC18F27J13, PIC18LF26J13 and PIC18LF26J13).

## REGISTER 10-33: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9 (BANKED EC9h)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 7							bit 0

Legend:	$R/\overline{W}$ = Readable bit, Writable bit if IOLOCK = 0					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-14 for peripheral function numbers)

#### REGISTER 10-34: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10 (BANKED ECAh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:	R/W = Readable bit,	$R/\overline{W}$ = Readable bit, Writable bit if IOLOCK = 0						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-14 for peripheral function numbers)

#### REGISTER 10-35: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11 (BANKED ECBh)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 7							bit 0

Legend:	$R/\overline{W}$ = Readable bit, Writa	$R/\overline{W}$ = Readable bit, Writable bit if IOLOCK = 0						
R = Readable bit	W = Writable bit	Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-14 for peripheral function numbers)

# REGISTER 11-3: PMMODEH: PARALLEL PORT MODE REGISTER HIGH BYTE (BANKED F5Dh)<sup>(1)</sup>

						``	,		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0		
bit 7	Ľ		•		•		bit 0		
Legend:									
R = Readal	ble bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	nown		
bit 7	<b>BUSY:</b> Busy 1 = Port is bu 0 = Port is no	5	de only)						
bit 6-5	IRQM<1:0>:	Interrupt Reque	est Mode bits						
	or on a 10 = No inte 01 = Interru	<ul> <li>11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA&lt;1:0&gt; = 11 (Addressable PSP mode only)</li> <li>10 = No interrupt generated, processor stall activated</li> <li>01 = Interrupt generated at the end of the read/write cycle</li> <li>00 = No interrupt generated</li> </ul>							
bit 4-3		Increment Mod							
	10 <b>= Decrem</b> 01 <b>= Increme</b>	ad and write but ent ADDR<15,1 ent ADDR<15,1 ement or decrer	13:0> by 1 eve 3:0> by 1 eve	ery read/write c y read/write cy		')			
bit 2	MODE16: 8/1	6-Bit Mode bit							
		<ul> <li>1 = 16-bit mode: Data register is 16 bits; a read or write to the Data register invokes two 8-bit transfers</li> <li>0 = 8-bit mode: Data register is 8 bits; a read or write to the Data register invokes one 8-bit transfer</li> </ul>							
bit 1-0	MODE<1:0>:	Parallel Port M	lode Select bi	ts					
	10 <b>= Master I</b> 01 <b>= Enhanc</b>	Mode 2 (PMCS ed PSP, control	, PMRD, PMV signals (PMR	VR, PMBE, PM D, PMWR, PM	/IBE, PMA <x:0> A<x:0> and PM ICS, PMD&lt;7:0&gt; PMWR, PMCS</x:0></x:0>	D<7:0>) and PMA<1:0>	>)		
Note 1	This register is or	nlv available on	44-nin device						

Note 1: This register is only available on 44-pin devices.

# 12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 12.3 "Prescaler"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising edge or falling edge of the pin, T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

### 12.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

# FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



### FIGURE 12-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



## 13.7 Resetting Timer1 Using the ECCP Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see Section 19.3.4 "Special Event Trigger" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The	Special	Event	Trigger	from	the			
	ECCPx module will not set the TMR1IF								
	interrupt flag bit (PIR1<0>).								

# 13.8 Timer1 Gate

The Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

The Timer1 gate can also be driven by multiple selectable sources.

#### 13.8.1 TIMER1 GATE COUNT ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 13-4 for timing details.

# TABLE 13-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
$\uparrow$	0	0	Counts
$\uparrow$	0	1	Holds Count
$\uparrow$	1	0	Holds Count
$\uparrow$	1	1	Counts

# 

# FIGURE 13-4: TIMER1 GATE COUNT ENABLE MODE

# 14.2 Timer2 Interrupt


Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 Match Interrupt Flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

# 14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 20.0 "Master Synchronous Serial Port (MSSP) Module".



### TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PMPIF <sup>(1)</sup>	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	
PIE1	PMPIE <sup>(1)</sup>	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	
IPR1	PMPIP <sup>(1)</sup>	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	
TMR2	Timer2 Register								
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	
PR2	Timer2 Peri	Timer2 Period Register							

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

**Note 1:** These bits are only available in 44-pin devices.

### 17.1.3 ALRMVALH AND ALRMVALL REGISTER MAPPINGS

# REGISTER 17-14: ALRMMNTH: ALARM MONTH VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>MTHTEN0:</b> Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1.
bit 3-0	<b>MTHONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-15: ALRMDAY: ALARM DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-4	<b>DAYTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.

bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.



When a shutdown event occurs, two things happen:

- The ECCPxASE bit is set to '1'. The ECCPxASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 19.4.5 "Auto-Restart Mode".)
- The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs (PxA/PxC and

PxB/PxD). The state of each pin pair is determined by the PSSxAC and PSSxBD bits (ECCPxAS<3:0>).

Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

#### REGISTER 19-4: ECCPxAS: ECCP1/2/3 AUTO-SHUTDOWN CONTROL REGISTER (1, ACCESS FBEh; 2, FB8h; 3, BANKED F19h)


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCPxASE: ECCP Auto-Shutdown Event Status bit
	<ul> <li>1 = A shutdown event has occurred; ECCP outputs are in a shutdown state</li> <li>0 = ECCP outputs are operating</li> </ul>
bit 6-4	ECCPxAS<2:0>: ECCP Auto-Shutdown Source Select bits
	<ul> <li>000 = Auto-shutdown is disabled</li> <li>001 = Comparator, C1OUT, output is high</li> <li>010 = Comparator, C2OUT, output is high</li> <li>011 = Either comparator, C1OUT or C2OUT, is high</li> <li>100 = VIL on FLT0 pin</li> <li>101 = VIL on FLT0 pin or comparator, C1OUT, output is high</li> <li>110 = VIL on FLT0 pin or comparator, C2OUT, output is high</li> <li>111 = VIL on FLT0 pin or comparator, C1OUT, or comparator, C2OUT, is high</li> </ul>
bit 3-2	PSSxAC<1:0>: PxA and PxC Pins Shutdown State Control bits
	00 = Drive pins, PxA and PxC, to '0' 01 = Drive pins, PxA and PxC, to '1' 1x = PxA and PxC pins tri-state
bit 1-0	PSSxBD<1:0>: PxB and PxD Pins Shutdown State Control bits 00 = Drive pins, PxB and PxD, to '0' 01 = Drive pins, PxB and PxD, to '1' 1x = PxB and PxD pins tri-state
Note 1:	The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is
	present, the auto-shutdown will persist.
2:	Writing to the ECCPxASE bit is disabled while an auto-shutdown condition persists.

3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.





# 21.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs and so on.

The Enhanced USART module implements additional features, including Automatic Baud Rate Detection and calibration, automatic wake-up on Sync Break reception, and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

All members of the PIC18F47J13 Family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full-duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/CCP9/PMA5/TX1/CK1/RP17 and RC7/CCP10/PMA4/RX1/DT1/RP18), and remapped (RPn1/TX2/CK2 and RPn2/RX2/DT2), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
  - SPEN bit (RCSTA1<7>) must be set (= 1)
  - TRISC<7> bit must be set (= 1)
  - TRISC<6> bit must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - TRISC<6> bit must be set (= 1) for Synchronous Slave mode
- For EUSART2:
  - SPEN bit (RCSTA2<7>) must be set (= 1)
  - TRIS bit for RPn2/RX2/DT2 = 1
  - TRIS bit for RPn1/TX2/CK2 = 0 for Asynchronous and Synchronous Master modes
  - TRISC<6> bit must be set (= 1) for Synchronous Slave mode

Note:	The EUSART control will automatically					
	reconfigure the pin from input to output a					
	needed.					

The TXx/CKx I/O pins have an optional open-drain output capability. By default, when this pin is used by the EUSART as an output, it will function as a standard push-pull CMOS output. The TXx/CKx I/O pins' open-drain, output feature can be enabled by setting the corresponding UxOD bit in the ODCON2 register. For more details, see Section 20.3.3 "Open-Drain Output Option".

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are covered in detail in Register 21-1, Register 21-2 and Register 21-3, respectively.

Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2.

#### 21.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is displayed in Figure 21-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### 21.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

### FIGURE 21-6: EUSARTX RECEIVE BLOCK DIAGRAM



# REGISTER 22-3: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

U-1	U-1	U-1	U-1	R/WO-1	U-0	R/WO-1	R/WO-1
—	—	—	—	MSSPMSK	_	ADCSEL	IOL1WAY
bit 7							bit 0

Legend:			
R = Readable bit	WO = Write-Once bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Program the corresponding Flash Configuration bit to '1'
bit 3	MSSPMSK: MSSP 7-Bit Address Masking Mode Enable bit
	1 = 7-Bit Address Masking mode is enabled
	0 = 5-Bit Address Masking mode is enabled
bit 2	Unimplemented: Read as '0'
bit 1	ADCSEL: A/D Converter Mode bit
	1 = 10-Bit Conversion mode is enabled
	<ul><li>0 = 12-Bit Conversion mode is enabled</li></ul>
bit 0	IOL1WAY: IOLOCK One Way Set Enable bit
	1 = IOLOCK bit (PPSCON<0>) can be set once, provided the unlock sequence has been completed.
	Once set, the Peripheral Pin Select registers cannot be written to a second time.
	0 = IOLOCK bit (PPSCON<0>) can be set and cleared as needed, provided the unlock sequence has

= IOLOCK bit (PPSCON<0>) can be set and cleared as needed, provided the unlock sequence has been completed

# 22.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is illustrated in Figure 22-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$  for 10-bit conversions and 1 k $\Omega$ for 12-bit conversions. After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding capacitor is disconnected from the					
	input p	in.				

#### EQUATION 22-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

#### EQUATION 22-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \cdot (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(CHOLD)(RIC + RSS + RS) ln(1/2048)

#### EQUATION 22-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ature c	oefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 $\mu$ s.
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048) \ \mu s$ -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) $\mu s$ 1.05 $\mu s$
TACQ	=	0.2 μs + 1.05 μs + 1.2 μs 2.45 μs

To calculate the minimum acquisition time, Equation 22-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the 10-bit A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 22-3 provides the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 k\Omega$
Temperature	=	85°C (system max.)

## 24.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

#### EQUATION 24-1: CALCULATING OUTPUT OF THE COMPARATOR VOLTAGE REFERENCE

When CVRR = 1 and CVRSS = 0; CVREF = ((CVR<3:0>)/24) x (AVDD - AVSS) When CVRR = 0 and CVRSS = 0; CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x (AVDD - AVSS) When CVRR = 1 and CVRSS = 1; CVREF = ((CVR<3:0>)/24) x ((VREF+) - VREF-) When CVRR = 0 and CVRSS = 1; CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) x ((VREF+) - VREF-) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 30-2 in Section 30.0 "Electrical Characteristics").

# REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER (F53h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE <sup>(1)</sup>	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7	· · · ·				•		bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	<b>CVREN:</b> Comparator Voltage Reference Enable bit					
	1 = CVREF circuit is powered on					
	0 = CVREF circuit is powered down					
bit 6	CVROE: Comparator VREF Output Enable bit <sup>(1)</sup>					
	<ul> <li>1 = CVREF voltage level is also output on the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin</li> <li>0 = CVREF voltage is disconnected from the RA2/AN2//C2INB/C1IND/C3INB/VREF-/CVREF pin</li> </ul>					
bit 5	CVRR: Comparator VREF Range Selection bit					
	1 = 0 to 0.667 CVRsRc with CVRsRc/24 step size (low range)					
	0 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step size (high range)					
bit 4	CVRSS: Comparator VREF Source Selection bit					
	1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-)					
	0 = Comparator reference source, CVRSRC = AVDD – AVSS					
bit 3-0	<b>CVR&lt;3:0&gt;:</b> Comparator VREF Value Selection bits ( $0 \le (CVR<3:0>) \le 15$ )					
	When CVRR = 1:					
	$CVREF = ((CVR<3:0>)/24) \bullet (CVRSRC)$					
	When CVRR = 0:					
	$CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) \bullet (CVRSRC)$					

Note 1: CVROE overrides the TRIS bit setting.

# PIC18F47J13 FAMILY

CPFSGT Compare f with W, Skip if f > W		CPFS	CPFSLT		Compare f with W, Skip if f < W					
Syntax:	CPFSGT	f {,a}		Synta	x:	CPFSLT f {,a}				
Operands:	$0 \leq f \leq 255$			Opera	ands:	$0 \le f \le 255$				
	a ∈ [0,1]			oport		a ∈ [0,1]				
Operation:	(f) - (W),			Opera	Operation:					
	skip if (f) >			operation.		., . ,	(f) – (W), skip if (f) < (W)			
		comparison)				(unsigned o	comparison)			
Status Affected:	cted: None			Status	Affected:	None	None			
Encoding:	0110	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.			Encoding: Description:		0110 000a ffff ffff			
Description:							Compares the contents of data memory			
							location 'f' to the contents of W by performing an unsigned subtraction.			
		-	reater than the				If the contents of 'f' are less than the			
		contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected.					contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.			
	lf 'a' is '∩' t									
			ed to select the				If 'a' is '0', the Access Bank is selected			
		GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 28.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				If 'a' is '1', the BSR is used to select the				
	lf 'a' is '∩' a					GPR bank	(default).			
					S:	1				
					Cycles:		1(2) <b>Note:</b> 3 cycles if skip and followed			
						by a	a 2-word instru	uction.		
		ed instruction set Mode" for		QCy	cle Activity:					
		set wode 101	uetalis.		Q1	Q2	Q3	Q4		
Words:	1				Decode	Read	Process	No		
Cycles:	1(2)	walaa if akin a	nd followed			register 'f'	Data	operation		
		cycles if skip a a 2-word instr		lf ski	p:					
Q Cycle Activity				-	Q1	Q2	Q3	Q4		
Q Oycie Activity Q1	Q2	Q3	Q4		No	No	No	No		
Decode	Read	Process	No		operation	operation	operation	operation		
	register 'f'	Data	operation	lf ski	p and followe	d by 2-word in	struction:			
lf skip:		<u>.</u>		г	Q1	Q2	Q3	Q4		
Q1	Q2	Q3	Q4		No	No	No	No		
No	No	No	No	-	operation	operation	operation	operation		
operation	operation	operation	operation		No	No	No	No		
If skip and follov	•				operation	operation	operation	operation		
Q1	Q2	Q3	Q4	_						
No operation	No operation	No operation	No operation	<u>Exam</u>	<u>ple:</u>		CPFSLT REG,	1		
No	No	No	No				:			
operation	operation	operation	operation		<b>D</b> - <b>f</b> - <b>u</b> - <b>t</b> -		•			
				t	Before Instruc PC		dress (HERE	\ \		
Example:	HERE	CPFSGT RE	EG, 0		Ŵ	= ?	UICSS (HERE	)		
	NGREATER	NGREATER :			After Instructi	on				
	GREATER	:			If REG	< W;		<b>`</b>		
Before Instr					PC If REG	= Ad ≥ W;	dress (LESS	)		
PC W	= Ac = 2	ddress (HERE	.)		PC		dress (NLES	S)		
	•									
After Instruc	> W	;								
After Instruc If REG P	C = Ac	ddress (GREA	TER)							
After Instruc If REG	$\begin{array}{ccc} & > & W \\ = & Ac \\ \leq & W \end{array}$	ddress (GREA								