

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 30 MIPS |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 24KB (8K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | A/D 6x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3010-30i-ml |

Pin Diagrams

28-Pin SPDIP, SOIC



40-Pin PDIP




Table of Contents

| | | |
|------|--|-----|
| 1.0 | Device Overview | 11 |
| 2.0 | CPU Architecture Overview..... | 19 |
| 3.0 | Memory Organization | 27 |
| 4.0 | Address Generator Units..... | 39 |
| 5.0 | Interrupts | 45 |
| 6.0 | Flash Program Memory..... | 51 |
| 7.0 | Data EEPROM Memory | 57 |
| 8.0 | I/O Ports | 61 |
| 9.0 | Timer1 Module | 67 |
| 10.0 | Timer2/3 Module | 71 |
| 11.0 | Timer4/5 Module | 77 |
| 12.0 | Input Capture Module..... | 81 |
| 13.0 | Output Compare Module..... | 85 |
| 14.0 | Quadrature Encoder Interface (QEI) Module | 91 |
| 15.0 | Motor Control PWM Module | 97 |
| 16.0 | SPI Module..... | 107 |
| 17.0 | I ² C™ Module | 111 |
| 18.0 | Universal Asynchronous Receiver Transmitter (UART) Module | 119 |
| 19.0 | 10-bit High-Speed Analog-to-Digital Converter (ADC) Module | 127 |
| 20.0 | System Integration | 139 |
| 21.0 | Instruction Set Summary | 155 |
| 22.0 | Development Support..... | 165 |
| 23.0 | Electrical Characteristics | 169 |
| 24.0 | Packaging Information..... | 209 |
| | Index | 219 |
| | The Microchip Web Site | 225 |
| | Customer Change Notification Service | 225 |
| | Customer Support | 225 |
| | Reader Response | 226 |
| | Product Identification System | 227 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 1-2: dsPIC30F3010 I/O PIN DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Type | Buffer Type | Description |
|-----------------|----------|-------------|--|
| OSC1 | I | ST/CMOS | Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. |
| OSC2 | I/O | — | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLK0 in RC and EC modes. |
| PGD | I/O | ST | In-Circuit Serial Programming data input/output pin. |
| PGC | I | ST | In-Circuit Serial Programming clock input pin. |
| RB0-RB5 | I/O | ST | PORTB is a bidirectional I/O port. |
| RC13-RC15 | I/O | ST | PORTC is a bidirectional I/O port. |
| RD0-RD1 | I/O | ST | PORTD is a bidirectional I/O port. |
| RE0-RE5, RE8 | I/O | ST | PORTE is a bidirectional I/O port. |
| RF2-RF3 | I/O | ST | PORTF is a bidirectional I/O port. |
| SCK1 | I/O | ST | Synchronous serial clock input/output for SPI1. |
| SDI1 | I | ST | SPI1 Data In. |
| SDO1 | O | — | SPI1 Data Out. |
| SCL | I/O | ST | Synchronous serial clock input/output for I ² C. |
| SDA | I/O | ST | Synchronous serial data input/output for I ² C. |
| SOSCO | O | — | 32 kHz low-power oscillator crystal output. |
| SOSCI | I | ST/CMOS | 32 kHz low-power oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. |
| T1CK | I | ST | Timer1 external clock input. |
| T2CK | I | ST | Timer2 external clock input. |
| U1RX | I | ST | UART1 Receive. |
| U1TX | O | — | UART1 Transmit. |
| U1ARX | I | ST | UART1 Alternate Receive. |
| U1ATX | O | — | UART1 Alternate Transmit. |
| VDD | P | — | Positive supply for logic and I/O pins. |
| Vss | P | — | Ground reference for logic and I/O pins. |
| VREF+ | I | Analog | Analog Voltage Reference (High) input. |
| VREF- | I | Analog | Analog Voltage Reference (Low) input. |

Legend: CMOS = CMOS compatible input or output Analog = Analog input
 ST = Schmitt Trigger input with CMOS levels O = Output
 I = Input P = Power

dsPIC30F3010/3011

FIGURE 3-6: dsPIC30F3010/3011 DATA SPACE MEMORY MAP




FIGURE 3-7: DATA SPACE FOR MCU AND DSP (MAC CLASS) INSTRUCTIONS EXAMPLE




TABLE 6-1: NVM REGISTER MAP⁽¹⁾

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets | | |
|-----------|-------|--------------|--------|--------|--------|--------|--------|-------|-------|-------|---------------|-------|-------|-------|-------|-------|---------------------|------------|--|---------------------|
| NVMCON | 0760 | WR | WREN | WRERR | — | — | — | — | — | — | PROGOP<6:0> | | | | | | | | | 0000 0000 0000 0000 |
| NVMADR | 0762 | NVMADR<15:0> | | | | | | | | | | | | | | | uuuu uuuu uuuu uuuu | | | |
| NVMADRU | 0764 | — | — | — | — | — | — | — | — | — | NVMADR<22:16> | | | | | | | | | 0000 0000 uuuu uuuu |
| NVMKEY | 0766 | — | — | — | — | — | — | — | — | — | NVMKEY<7:0> | | | | | | | | | 0000 0000 0000 0000 |

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

dsPIC30F3010/3011

NOTES:

TABLE 11-1: TIMER4/5 REGISTER MAP⁽¹⁾

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State |
|----------|-------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|--------|--------|-------|-------|-------|---------------------|---------------------|
| TMR4 | 0114 | | | | | | | | | | | | | | | | uuuu uuuu uuuu uuuu | |
| TMR5HLD | 0116 | | | | | | | | | | | | | | | | uuuu uuuu uuuu uuuu | |
| TMR5 | 0118 | | | | | | | | | | | | | | | | uuuu uuuu uuuu uuuu | |
| PR4 | 011A | | | | | | | | | | | | | | | | 1111 1111 1111 1111 | |
| PR5 | 011C | | | | | | | | | | | | | | | | 1111 1111 1111 1111 | |
| T4CON | 011E | TON | — | TSIDL | — | — | — | — | — | — | TGATE | TCKPS1 | TCKPS0 | T45 | — | TCS | — | 0000 0000 0000 0000 |
| T5CON | 0120 | TON | — | TSIDL | — | — | — | — | — | — | TGATE | TCKPS1 | TCKPS0 | — | — | TCS | — | 0000 0000 0000 0000 |

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

TABLE 15-1: PWM REGISTER MAP⁽¹⁾

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | | | | | |
|----------|-------|---------------------------|------------------------------------|--------|--------|-------------|--------|--------|--------|------------|-------|--------|--------|-------------------|------------|---------------------|---------------------|---------------------|--|--|--|--|--|
| PTCON | 01C0 | PTEN | — | PTSIDL | — | — | — | — | — | PTOPS<3:0> | | | | PTCKPS<1:0> | PTMOD<1:0> | | 0000 0000 0000 0000 | | | | | | |
| PTMR | 01C2 | PTDIR | PWM Timer Count Value | | | | | | | | | | | | | | 0000 0000 0000 0000 | | | | | | |
| PTPER | 01C4 | — | PWM Time Base Period Register | | | | | | | | | | | | | | 0000 0000 0000 0000 | | | | | | |
| SEVTCMP | 01C6 | SEVTDIR | PWM Special Event Compare Register | | | | | | | | | | | | | | 0111 1111 1111 1111 | | | | | | |
| PWMCON1 | 01C8 | — | — | — | — | — | PTMOD3 | PTMOD2 | PTMOD1 | — | PEN3H | PEN2H | PEN1H | — | PEN3L | PEN2L | PEN1L | 0000 0000 1111 1111 | | | | | |
| PWMCON2 | 01CA | — | — | — | — | SEVOPS<3:0> | | | | — | — | — | — | — | IUE | OSYNC | UDIS | 0000 0000 0000 0000 | | | | | |
| DTCON1 | 01CC | — | — | — | — | — | — | — | — | DTAPS<1:0> | | | | Dead-Time A Value | | | | 0000 0000 0000 0000 | | | | | |
| FLTACON | 01D0 | — | — | FAOV3H | FAOV3L | FAOV2H | FAOV2L | FAOV1H | FAOV1L | FLTAM | — | — | — | — | FAEN3 | FAEN2 | FAEN1 | 0000 0000 0000 0000 | | | | | |
| OVDCON | 01D4 | — | — | POVD3H | POVD3L | POVD2H | POVD2L | POVD1H | POVD1L | — | — | POUT3H | POUT3L | POUT2H | POUT2L | POUT1H | POUT1L | 1111 1111 0000 0000 | | | | | |
| PDC1 | 01D6 | PWM Duty Cycle 1 Register | | | | | | | | | | | | | | 0000 0000 0000 0000 | | | | | | | |
| PDC2 | 01D8 | PWM Duty Cycle 2 Register | | | | | | | | | | | | | | 0000 0000 0000 0000 | | | | | | | |
| PDC3 | 01DA | PWM Duty Cycle 3 Register | | | | | | | | | | | | | | 0000 0000 0000 0000 | | | | | | | |

Legend: — = unimplemented bit, read as '0'

Note 1: Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.






dsPIC30F3010/3011

NOTES:

19.7 ADC Conversion Speeds


The dsPIC30F 10-bit ADC specifications permit a maximum 1 Msps sampling rate. Table 19-1 summarizes the conversion speeds for the dsPIC30F 10-bit A/D converter and the required operating conditions.

TABLE 19-1: 10-BIT ADC CONVERSION RATE PARAMETERS

| dsPIC30F 10-Bit ADC Conversion Rates | | | | | | |
|--------------------------------------|-------------|-------------------|--------|--------------|-----------------|---|
| ADC Speed | TAD Minimum | Sampling Time Min | Rs Max | VDD | Temperature | A/D Channels Configuration |
| Up to 1 Msps ⁽¹⁾ | 83.33 ns | 12 TAD | 500Ω | 4.5V to 5.5V | -40°C to +85°C |  |
| Up to 750 ksps ⁽¹⁾ | 95.24 ns | 2 TAD | 500Ω | 4.5V to 5.5V | -40°C to +85°C |  |
| Up to 600 ksps ⁽¹⁾ | 138.89 ns | 12 TAD | 500Ω | 3.0V to 5.5V | -40°C to +125°C |  |
| Up to 500 ksps | 153.85 ns | 1 TAD | 5.0 kΩ | 4.5V to 5.5V | -40°C to +125°C |  |
| Up to 300 ksps | 256.41 ns | 1 TAD | 5.0 kΩ | 3.0V to 5.5V | -40°C to +125°C |  |

Note 1: External VREF- and VREF+ pins must be used for correct operation. See Figure 19-2 for recommended circuit.

FIGURE 20-1: OSCILLATOR SYSTEM BLOCK DIAGRAM



20.2.3 LP OSCILLATOR CONTROL

Enabling the LP oscillator is controlled with two elements:

- The current oscillator group bits, COSC<2:0>
- The LPOSCEN bit (OSCON register)

The LP oscillator is on (even during Sleep mode) if LPOSCEN = 1. The LP oscillator is the device clock if:

- COSC<1:0> = 00 (LP selected as main osc.) and
- LPOSCEN = 1

Keeping the LP oscillator on at all times allows for a fast switch to the 32 kHz system clock for lower power operation. Returning to the faster main oscillator will still require a start-up time.

20.2.4 PHASE LOCKED LOOP (PLL)

The PLL multiplies the clock which is generated by the primary oscillator. The PLL is selectable to have either gains of x4, x8 and x16. Input and output frequency ranges are summarized in Table 20-3.

TABLE 20-3: PLL FREQUENCY RANGE

| F _{IN} | PLL Multiplier | F _{OUT} |
|-----------------|----------------|------------------|
| 4 MHz-10 MHz | x4 | 16 MHz-40 MHz |
| 4 MHz-10 MHz | x8 | 32 MHz-80 MHz |
| 4 MHz-7.5 MHz | x16 | 64 MHz-120 MHz |

The PLL features a lock output, which is asserted when the PLL enters a phase locked state. Should the loop fall out of lock (e.g., due to noise), the lock signal will be rescinded. The state of this signal is reflected in the read-only LOCK bit in the OSCCON register.

20.2.5 FAST RC OSCILLATOR (FRC)

The FRC oscillator is a fast (7.37 MHz +/- 2% nominal) internal RC oscillator. This oscillator is intended to provide reasonable device operating speeds without the use of an external crystal, ceramic resonator or RC network. The FRC oscillator can be used with the PLL to obtain higher clock frequencies.

The dsPIC30F operates from the FRC oscillator whenever the current oscillator selection control bits in the OSCCON register (OSCCON<13:12>) are set to '01'.

The four-bit field specified by TUN<3:0> (OSCTUN<3:0>) allows the user to tune the internal fast RC oscillator (nominal 7.37 MHz). The user can tune the FRC oscillator within a range of +10.5%

(840 kHz) and -12% (960 kHz) in steps of 1.50% around the factory calibrated setting, as shown in Table 20-4.

Note: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

If OSCCON<14:12> are set to '111' and FPR<4:0> are set to '00101', '00110' or '00111', then a PLL multiplier of 4, 8 or 16 (respectively) is applied

Note: When a 16x PLL is used, the FRC frequency must not be tuned to a frequency greater than 7.5 MHz.

TABLE 20-4: FRC TUNING

| TUN<3:0> Bits | FRC Frequency |
|------------------|--|
| 0111 | +10.5% |
| 0110 | +9.0% |
| 0101 | +7.5% |
| 0100 | +6.0% |
| 0011 | +4.5% |
| 0010 | +3.0% |
| 0001 | +1.5% |
| 0000 | Center Frequency (oscillator is running at calibrated frequency) |
| 1111 | -1.5% |
| 1110 | -3.0% |
| 1101 | -4.5% |
| 1100 | -6.0% |
| 1011 | -7.5% |
| 1010 | -9.0% |
| 1001 | -10.5% |
| 1000 | -12.0% |

20.2.6 LOW-POWER RC OSCILLATOR (LPRC)

The LPRC oscillator is a component of the Watchdog Timer (WDT) and oscillates at a nominal frequency of 512 kHz. The LPRC oscillator is the clock source for the Power-up Timer (PWRT) circuit, WDT and clock monitor circuits. It may also be used to provide a low-frequency clock source option for applications where power consumption is critical and timing accuracy is not required.

The LPRC oscillator is always enabled at a Power-on Reset, because it is the clock source for the PWRT. After the PWRT expires, the LPRC oscillator will remain ON if one of the following is true:

- The Fail-Safe Clock Monitor is enabled
- The WDT is enabled
- The LPRC oscillator is selected as the system clock via the COSC<1:0> control bits in the OSCCON register

Table 20-5 shows the Reset conditions for the RCON register. Since the control bits within the RCON register are R/W, the information in the table implies that all the bits are negated prior to the action specified in the condition column.

TABLE 20-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

| Condition | Program Counter | TRAPR | IOPUWR | EXTR | SWR | WDTO | IDLE | SLEEP | POR | BOR |
|--|-----------------------|-------|--------|------|-----|------|------|-------|-----|-----|
| Power-on Reset | 0x000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| Brown-out Reset | 0x000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| MCLR Reset during Normal Operation | 0x000000 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Software Reset during Normal Operation | 0x000000 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| MCLR Reset during Sleep | 0x000000 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| MCLR Reset during Idle | 0x000000 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| WDT Time-out Reset | 0x000000 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| WDT Wake-up | PC + 2 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| Interrupt Wake-up from Sleep | PC + 2 ⁽¹⁾ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Clock Failure Trap | 0x000004 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Trap Reset | 0x000000 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Illegal Operation Trap | 0x000000 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Legend: u = unchanged, x = unknown

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

Table 20-6 shows a second example of the bit conditions for the RCON register. In this case, it is not assumed the user has set/cleared specific bits prior to action specified in the condition column.

TABLE 20-6: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

| Condition | Program Counter | TRAPR | IOPUWR | EXTR | SWR | WDTO | IDLE | SLEEP | POR | BOR |
|--|-----------------------|-------|--------|------|-----|------|------|-------|-----|-----|
| Power-on Reset | 0x000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| Brown-out Reset | 0x000000 | u | u | u | u | u | u | u | 0 | 1 |
| MCLR Reset during Normal Operation | 0x000000 | u | u | 1 | 0 | 0 | 0 | 0 | u | u |
| Software Reset during Normal Operation | 0x000000 | u | u | 0 | 1 | 0 | 0 | 0 | u | u |
| MCLR Reset during Sleep | 0x000000 | u | u | 1 | u | 0 | 0 | 1 | u | u |
| MCLR Reset during Idle | 0x000000 | u | u | 1 | u | 0 | 1 | 0 | u | u |
| WDT Time-out Reset | 0x000000 | u | u | 0 | 0 | 1 | 0 | 0 | u | u |
| WDT Wake-up | PC + 2 | u | u | u | u | 1 | u | 1 | u | u |
| Interrupt Wake-up from Sleep | PC + 2 ⁽¹⁾ | u | u | u | u | u | u | 1 | u | u |
| Clock Failure Trap | 0x000004 | u | u | u | u | u | u | u | u | u |
| Trap Reset | 0x000000 | 1 | u | u | u | u | u | u | u | u |
| Illegal Operation Reset | 0x000000 | u | 1 | u | u | u | u | u | u | u |

Legend: u = unchanged, x = unknown

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

TABLE 21-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Base Instr # | Assembly Mnemonic | Assembly Syntax | Description | # of words | # of cycles | Status Flags Affected |
|--------------|-------------------|---|--|------------|-------------|-----------------------|
| 46 | MOV | MOV f ,Wn | Move f to Wn | 1 | 1 | None |
| | | MOV f | Move f to f | 1 | 1 | N,Z |
| | | MOV f ,WREG | Move f to WREG | 1 | 1 | N,Z |
| | | MOV #lit16 ,Wn | Move 16-bit Literal to Wn | 1 | 1 | None |
| | | MOV.b #lit8 ,Wn | Move 8-bit Literal to Wn | 1 | 1 | None |
| | | MOV Wn ,f | Move Wn to f | 1 | 1 | None |
| | | MOV Wso ,Wdo | Move Ws to Wd | 1 | 1 | None |
| | | MOV WREG ,f | Move WREG to f | 1 | 1 | N,Z |
| | | MOV.D Wns ,Wd | Move Double from W(ns):W(ns + 1) to Wd | 1 | 2 | None |
| | | MOV.D Ws ,Wnd | Move Double from Ws to W(nd + 1):W(nd) | 1 | 2 | None |
| 47 | MOVSAC | MOVSAC Acc ,Wx ,Wxd ,Wy ,Wyd ,AWB | Prefetch and Store Accumulator | 1 | 1 | None |
| 48 | MPY | MPY Wm * Wn ,Acc ,Wx ,Wxd ,Wy ,Wyd | Multiply Wm by Wn to Accumulator | 1 | 1 | OA,OB,OAB,SA,SB,SAB |
| | | MPY Wm * Wm ,Acc ,Wx ,Wxd ,Wy ,Wyd | Square Wm to Accumulator | 1 | 1 | OA,OB,OAB,SA,SB,SAB |
| 49 | MPY.N | MPY.N Wm * Wn ,Acc ,Wx ,Wxd ,Wy ,Wyd | -(Multiply Wm by Wn) to Accumulator | 1 | 1 | None |
| 50 | MSC | MSC Wm * Wm ,Acc ,Wx ,Wxd ,Wy ,Wyd ,AWB | Multiply and Subtract from Accumulator | 1 | 1 | OA,OB,OAB,SA,SB,SAB |
| 51 | MUL | MUL.SS Wb ,Ws ,Wnd | {Wnd+1, Wnd} = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SU Wb ,Ws ,Wnd | {Wnd+1, Wnd} = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.US Wb ,Ws ,Wnd | {Wnd+1, Wnd} = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.UU Wb ,Ws ,Wnd | {Wnd+1, Wnd} = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU Wb ,#lit5 ,Wnd | {Wnd+1, Wnd} = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU Wb ,#lit5 ,Wnd | {Wnd+1, Wnd} = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL f | W3:W2 = f * WREG | 1 | 1 | None |
| 52 | NEG | NEG Acc | Negate Accumulator | 1 | 1 | OA,OB,OAB,SA,SB,SAB |
| | | NEG f | f = $\bar{f} + 1$ | 1 | 1 | C,DC,N,OV,Z |
| | | NEG f ,WREG | WREG = $\bar{f} + 1$ | 1 | 1 | C,DC,N,OV,Z |
| | | NEG Ws ,Wd | Wd = $\bar{W}s + 1$ | 1 | 1 | C,DC,N,OV,Z |
| 53 | NOP | NOP | No Operation | 1 | 1 | None |
| | | NOPR | No Operation | 1 | 1 | None |
| 54 | POP | POP f | Pop f from Top-of-Stack (TOS) | 1 | 1 | None |
| | | POP Wdo | Pop from Top-of-Stack (TOS) to Wdo | 1 | 1 | None |
| | | POP.D Wnd | Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1) | 1 | 2 | None |
| | | POP.S | Pop Shadow Registers | 1 | 1 | All |
| 55 | PUSH | PUSH f | Push f to Top-of-Stack (TOS) | 1 | 1 | None |
| | | PUSH Wso | Push Wso to Top-of-Stack (TOS) | 1 | 1 | None |
| | | PUSH.D Wns | Push W(ns):W(ns + 1) to Top-of-Stack (TOS) | 1 | 2 | None |
| | | PUSH.S | Push Shadow Registers | 1 | 1 | None |
| 56 | PWRSAV | PWRSAV #lit1 | Go into Sleep or Idle mode | 1 | 1 | WDTO,Sleep |
| 57 | RCALL | RCALL Expr | Relative Call | 1 | 2 | None |
| | | RCALL Wn | Computed Call | 1 | 2 | None |
| 58 | REPEAT | REPEAT #lit14 | Repeat Next Instruction lit14 + 1 Times | 1 | 1 | None |
| | | REPEAT Wn | Repeat Next Instruction (Wn) + 1 Times | 1 | 1 | None |
| 59 | RESET | RESET | Software Device Reset | 1 | 1 | None |
| 60 | RETFIE | RETFIE | Return from Interrupt | 1 | 3 (2) | None |
| 61 | RETLW | RETLW #lit10 ,Wn | Return with Literal in Wn | 1 | 3 (2) | None |
| 62 | RETURN | RETURN | Return from Subroutine | 1 | 3 (2) | None |

dsPIC30F3010/3011

TABLE 23-17: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

| AC CHARACTERISTICS ⁽²⁾ | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|---|----------------|---|-----|-------|-------|---------------------|----------------|
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions | |
| Internal FRC Accuracy @ FRC Freq. = 7.37 MHz⁽¹⁾ | | | | | | | |
| OS63 | FRC | — | — | ±2.00 | % | -40°C ≤ TA ≤ +85°C | VDD = 3.0-5.5V |
| | | — | — | ±5.00 | % | -40°C ≤ TA ≤ +125°C | VDD = 3.0-5.5V |

Note 1: Frequency is calibrated to 7.37 MHz (±2%) at 25°C and 5V. TUN bits can be used to compensate for temperature drift.

TABLE 23-18: AC CHARACTERISTICS: INTERNAL LPRC ACCURACY

| AC CHARACTERISTICS | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | | |
|---|----------------|---|-----|-----|-------|------------------|--|
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions | |
| LPRC @ Freq. = 512 kHz⁽¹⁾ | | | | | | | |
| OS65A | | -50 | — | +50 | % | VDD = 5.0V, ±10% | |
| OS65B | | -60 | — | +60 | % | VDD = 3.3V, ±10% | |
| OS65C | | -70 | — | +70 | % | VDD = 2.5V | |

Note 1: Change of LPRC frequency as VDD changes.

dsPIC30F3010/3011

FIGURE 23-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS




TABLE 23-20: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|-------------------------|--|---|--------------------|-------------------|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SY10 | TmCL | MCLR Pulse Width (low) | 2 | — | — | μs | -40°C to +85°C |
| SY11 | TPWRT | Power-up Timer Period | 2 10 43 | 4 16 64 | 8 32 128 | ms | -40°C to +85°C, VDD = 5V User programmable |
| SY12 | TPOR | Power-on Reset Delay | 3 | 10 | 30 | μs | -40°C to +85°C |
| SY13 | TIOZ | I/O High-impedance from MCLR Low or Watchdog Timer Reset | — | 0.8 | 1.0 | μs | |
| SY20 | TWDT1 TWDT2 TWDT3 | Watchdog Timer Time-out Period (no prescaler) | 1.1 1.2 1.3 | 2.0 2.0 2.0 | 6.6 5.0 4.0 | ms | VDD = 2.5V VDD = 3.3V, ±10% VDD = 5V, ±10% |
| SY25 | TBOR | Brown-out Reset Pulse Width ⁽³⁾ | 100 | — | — | μs | VDD ≤ VBOR (D034) |
| SY30 | TOST | Oscillator Start-up Timer Period | — | 1024 Tosc | — | — | Tosc = OSC1 period |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

3: Refer to Figure 23-1 and Table 23-10 for BOR.

TABLE 23-37: I²C™ BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

| AC CHARACTERISTICS | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) | | | | |
|--------------------|---------|--|---------------------------|------|-------|------------|
| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
| IS25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns |
| | | | 400 kHz mode | 100 | — | ns |
| | | | 1 MHz mode ⁽¹⁾ | 100 | — | ns |
| IS26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | ns |
| | | | 400 kHz mode | 0 | 0.9 | μs |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 0.3 | μs |
| IS30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4.7 | — | μs |
| | | | 400 kHz mode | 0.6 | — | μs |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | — | μs |
| IS31 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4.0 | — | μs |
| | | | 400 kHz mode | 0.6 | — | μs |
| | | | 1 MHz mode ⁽¹⁾ | 0.25 | — | μs |
| IS33 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | 4.7 | — | μs |
| | | | 400 kHz mode | 0.6 | — | μs |
| | | | 1 MHz mode ⁽¹⁾ | 0.6 | — | μs |
| IS34 | THD:STO | Stop Condition Hold Time | 100 kHz mode | 4000 | — | ns |
| | | | 400 kHz mode | 600 | — | ns |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | ns |
| IS40 | TAA:SCL | Output Valid From Clock | 100 kHz mode | 0 | 3500 | ns |
| | | | 400 kHz mode | 0 | 1000 | ns |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 350 | ns |
| IS45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | — | μs |
| | | | 400 kHz mode | 1.3 | — | μs |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | — | μs |
| IS50 | CB | Bus Capacitive Loading | | — | 400 | pF |

Note 1: Maximum pin capacitance = 10 pF for all I²C™ pins (for 1 MHz mode only).

TABLE 23-38: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS (CONTINUED)

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|---------------------|------------------|--------------------------------|---|------|------|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ | Max. | Units | Conditions |
| AD24 | E _{OFF} | Offset Error ⁽²⁾ | ±1 | ±2 | ±3 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 5V |
| AD24A | E _{OFF} | Offset Error ⁽²⁾ | ±1 | ±2 | ±3 | LSb | V _{INL} = AV _{SS} = V _{REFL} = 0V, AV _{DD} = V _{REFH} = 3V |
| AD25 | — | Monotonicity ⁽³⁾ | — | — | — | — | Guaranteed |
| Dynamic Performance | | | | | | | |
| AD30 | THD | Total Harmonic Distortion | — | -64 | -67 | dB | |
| AD31 | SINAD | Signal to Noise and Distortion | — | 57 | 58 | dB | |
| AD32 | SFDR | Spurious Free Dynamic Range | — | 67 | 71 | dB | |
| AD33 | F _{NYQ} | Input Signal Bandwidth | — | — | 500 | kHz | |
| AD34 | E _{NOB} | Effective Number of Bits | 9.29 | 9.41 | — | bits | |


Note 1: These parameters are characterized but not tested in manufacturing.

2: Measurements taken with external V_{REF+} and V_{REF-} used as the ADC voltage references.

3: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B