



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	30
Program Memory Size	24KB (8K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3011-20i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-2 provides a brief description of the device I/O pinout and the functions that are multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

TABLE 1-2: dsPIC30F3010 I/O PIN DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	Description
AN0-AN5	_	Analog	Analog input channels. AN0 and AN1 are also used for device programming data and clock inputs, respectively.
AVDD	Р	Р	Positive supply for analog module. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog module. This pin must be connected at all times.
CLKO	0	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN7	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
EMUD EMUC EMUD1 EMUC1 EMUD2 EMUC2	I/O I/O I/O I/O I/O	ST ST ST ST ST ST	ICD Primary Communication Channel data input/output pin. ICD Primary Communication Channel clock input/output pin. ICD Secondary Communication Channel data input/output pin. ICD Secondary Communication Channel clock input/output pin. ICD Tertiary Communication Channel data input/output pin. ICD Tertiary Communication Channel clock input/output pin.
EMUD3 EMUC3	I/O I/O	ST ST	ICD Quaternary Communication Channel data input/output pin. ICD Quaternary Communication Channel clock input/output pin.
IC1, IC2, IC7, IC8	I	ST	Capture inputs 1, 2, 7 and 8.
INDX QEA QEB	 	ST ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase B input in QEI mode.
INT0 INT1 INT2	 	ST ST ST	Auxiliary Timer External Clock/Gate input in Timer mode. External interrupt 0. External interrupt 1. External interrupt 2.
FLTA PWM1L PWM1H PWM2L PWM2H PWM3L PWM3H	0 0 0 0 0	ST 	PWM Fault A input. PWM1 Low output. PWM1 High output. PWM2 Low output. PWM2 High output. PWM3 Low output. PWM3 Low output. PWM3 High output.
MCLR OCFA	I/P I	ST ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device. Compare Fault A input (for Compare channels 1, 2, 3 and 4).
OC1, OC2	. 0	—	Compare outputs 1 and 2.

Legend:CMOS =CMOS compatible input or outputAnalog =Analog inputST =Schmitt Trigger input with CMOS levelsO =OutputI =InputP =Power

2.4.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space may also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The MSb of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

2.4.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value will shift the operand right. A negative value will shift the operand left. A value of '0' will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and bit positions 0 to 15 for left shifts.

DS70141F-page 36

TABLE 3-3: CORE REGISTER MAP⁽¹⁾

SFR Name	Address (Home)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
W0	0000								W0/WR	EG								0000 0000 0000 0000
W1	0002								W1									0000 0000 0000 0000
W2	0004								W2									0000 0000 0000 0000
W3	0006								W3									0000 0000 0000 0000
W4	8000								W4									0000 0000 0000 0000
W5	000A								W5									0000 0000 0000 0000
W6	000C								W6									0000 0000 0000 0000
W7	000E								W7									0000 0000 0000 0000
W8	0010								W8									0000 0000 0000 0000
W9	0012								W9									0000 0000 0000 0000
W10	0014		W10											0000 0000 0000 0000				
W11	0016		W11											0000 0000 0000 0000				
W12	0018		W12											0000 0000 0000 0000				
W13	001A								W13									0000 0000 0000 0000
W14	001C								W14									0000 0000 0000 0000
W15	001E								W15									0000 1000 0000 0000
SPLIM	0020								SPLIN	M								0000 0000 0000 0000
ACCAL	0022								ACCA	.L								0000 0000 0000 0000
ACCAH	0024								ACCA	Н								0000 0000 0000 0000
ACCAU	0026			Sign-E	xtension (ACCA<39	9>)						ACC	AU				0000 0000 0000 0000
ACCBL	0028								ACCB	L								0000 0000 0000 0000
ACCBH	002A								ACCB	Н								0000 0000 0000 0000
ACCBU	002C			Sign-E	xtension (ACCB<39	9>)						ACC	BU				0000 0000 0000 0000
PCL	002E								PCL									0000 0000 0000 0000
PCH	0030	_	_	_	_	_	_	_	_	_				PCH				0000 0000 0000 0000
TBLPAG	0032	_	_	_	_	_	_	_	_				TBLF	PAG				0000 0000 0000 0000
PSVPAG	0034	_	_	_	_	_	_	_	_				PSVI	PAG				0000 0000 0000 0000
RCOUNT	0036								RCOU	NT								uuuu uuuu uuuu uuuu
DCOUNT	0038		DCOUNT										uuuu uuuu uuuu uuuu					
DOSTARTL	003A							DC	OSTARTL								0	uuuu uuuu uuu0
DOSTARTH	003C	_	_	_	_	_	I –	_	_	_			D	OSTARTH				0000 0000 0uuu uuuu
DOENDL	003E							D	OENDL								0	uuuu uuuu uuuu uuu0
DOENDH	0040	_	_	_	_	_	_	_	_	_				OENDH				0000 0000 0uuu uuuu
SR	0042	OA	OB SA SB OAB SAB DA DC IPL2 IPL1 IPL0 RA N OV Z										С	0000 0000 0000 0000				

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

6.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU. peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F family of devices contains internal program Flash memory for executing user code. There are two methods by which the user can program this memory:

- In-Circuit Serial Programming™ (ICSP™) capabilities
- Run-Time Self-Programming (RTSP)

6.1 In-Circuit Serial Programming (ICSP)

dsPIC30F devices can be serially programmed while in the end application circuit. This is simply done with two lines for Programming Clock and Programming Data (which are named PGC and PGD, respectively), and three other lines for Power (VDD), Ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

6.2 **Run-Time Self-Programming** (RTSP)

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions.

With RTSP, the user may erase program memory, 32 instructions (96 bytes) at a time and can write program memory data, 32 instructions (96 bytes) at a time.

6.3 **Table Instruction Operation Summary**

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in Word or Byte mode.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can access program memory in Word or Byte mode.

A 24-bit program memory address is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 6-1.




TABLE 8-2: dsPIC30F3010 PORT REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISB	02C6	_	_	_	_	_	_	_	_	_	_	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	0000 0000 0011 1111
PORTB	02C8	_	_	_	_	_	_	_	_	_	_	RB5	RB4	RB3	RB2	RB1	RB0	0000 0000 0000 0000
LATB	02CB	_	_	_	_	_	_	_	_	_	_	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000 0000 0000 0000
TRISC	02CC	TRISC15	TRISC14	TRISC13	_		_	_	_	_	_	_	_	_	_	_	_	1110 0000 0000 0000
PORTC	02CE	RC15	RC14	RC13	_	1	_	_	_	-	_	_	_	_	_	_	_	0000 0000 0000 0000
LATC	02D0	LATC15	LATC14	LATC13	-	1	_	_	_	-	_	_	_	_	_	_	_	0000 0000 0000 0000
TRISD	02D2	-	_	_	_		_	_	_	_	_	_	_	_	_	TRISD1	TRISD0	0000 0000 0000 0011
PORTD	02D4	1		_	-	1	_	_	_	-	_	_	_	_	_	RD1	RD0	0000 0000 0000 0000
LATD	02D6	1		_	-	1	_	_	_	-	_	_	_	_	_	LATD1	LATD0	0000 0000 0000 0000
TRISE	02D8	-	_	_	_		_	_	TRISE8	_	_	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	0000 0001 0011 1111
PORTE	02DA	1		_	-	1	_	_	RE8	-	_	RE5	RE4	RE3	RE2	RE1	RE0	0000 0000 0000 0000
LATE	02DC	1		_	-	1	_	_	LATE8	-	_	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	0000 0000 0000 0000
TRISF	02EE	-	_	_	-	1	_	_	_	_	_	_	_	TRISF3	TRISF2	_	_	0000 0000 0000 1100
PORTF	02E0	_	_	_	_	_	_	_	_	_	_	_	_	RF3	RF2	_	_	0000 0000 0000 0000
LATF	02E2	1		_	_	-	-	-	_	_	_	_	1	LATF3	LATF2	-	_	0000 0000 0000 0000

Legend: — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields. Not all peripherals, and therefore their bit positions, are available on this device.

TABLE 10-1: TIMER2/3 REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TMR2	0106								Tir	mer2 Regist	er							uuuu uuuu uuuu uuuu
TMR3HLD	0108		Timer3 Holding Register (For 32-bit timer operations only)									uuuu uuuu uuuu uuuu						
TMR3	010A								Tir	mer3 Regist	er							uuuu uuuu uuuu uuuu
PR2	010C								Pe	riod Registe	r 2							1111 1111 1111 1111
PR3	010E								Pe	riod Registe	r 3							1111 1111 1111 1111
T2CON	0110	TON	- TSIDL TGATE TCKPS1 TCKPS0 T32 - TCS -											_	0000 0000 0000 0000			
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000 0000 0000 0000

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

12.0 INPUT CAPTURE MODULE

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This section describes the input capture module and associated operational modes. The features provided by this module are useful in applications requiring frequency (period) and pulse measurement. Figure 12-1 depicts a block diagram of the input capture module. Input capture is useful for such modes as:

- Frequency/Period/Pulse Measurements
- · Additional Sources of External Interrupts

The key operational features of the input capture module are:


- · Simple Capture Event mode
- Timer2 and Timer3 mode selection
- · Interrupt on input capture event

These operating modes are determined by setting the appropriate bits in the ICxCON register (where x = 1, 2, ..., N).

Note:

The dsPIC30F3010/3011 devices have four capture channels. The channels are designated IC1, IC2, IC7 and IC8 to maintain software compatibility with other dsPIC30F devices.

FIGURE 12-1: INPUT CAPTURE MODE BLOCK DIAGRAM



12.1 Simple Capture Event Mode

The simple capture events in the dsPIC30F product family are:

- · Capture every falling edge
- · Capture every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge
- · Capture every rising and falling edge

These simple Input Capture modes are configured by setting the appropriate bits, ICM<2:0> (ICxCON<2:0>).

12.1.1 CAPTURE PRESCALER

There are four input capture prescaler settings, specified by bits, ICM<2:0> (ICxCON<2:0>). Whenever the capture channel is turned off, the prescaler counter will be cleared. In addition, any Reset will clear the prescaler counter.

12.1.2 CAPTURE BUFFER OPERATION

Each capture channel has an associated FIFO buffer, which is four 16-bit words deep. There are two status flags, which provide status on the FIFO buffer:

- ICBNE Input Capture Buffer Not Empty
- ICOV Input Capture Overflow

The ICBNE will be set on the first input capture event and remain set until all capture events have been read from the FIFO. As each word is read from the FIFO, the remaining words are advanced by one position within the buffer.

In the event that the FIFO is full with four capture events and a fifth capture event occurs prior to a read of the FIFO, an overflow condition will occur and the ICOV bit will be set to a logic '1'. The fifth capture event is lost and is not stored in the FIFO. No additional events will be captured till all four events have been read from the buffer.

If a FIFO read is performed after the last read and no new capture event has been received, the read will yield indeterminate results.

12.1.3 TIMER2 AND TIMER3 SELECTION MODE

Each capture channel can select between one of two timers for the time base, Timer2 or Timer3.

Selection of the timer resource is accomplished through SFR bit, ICTMR (ICxCON<7>). Timer3 is the default timer resource available for the input capture module.

12.1.4 HALL SENSOR MODE

When the input capture module is set for capture on every edge, rising and falling, ICM<2:0> = 001, the following operations are performed by the input capture logic:

- The input capture interrupt flag is set on every edge, rising and falling.
- The interrupt on Capture Mode Setting bits, ICI<1:0>, is ignored, since every capture generates an interrupt.
- A capture overflow condition is not generated in this mode.

12.2 Input Capture Operation During Sleep and Idle Modes

An input capture event will generate a device wake-up or interrupt, if enabled, if the device is in CPU Idle or Sleep mode.

Independent of the timer being enabled, the input capture module will wake-up from the CPU Sleep or Idle mode when a capture event occurs if ICM<2:0> = 111 and the interrupt enable bit is asserted. The same wake-up can generate an interrupt if the conditions for processing the interrupt have been satisfied. The wake-up feature is useful as a method of adding extra external pin interrupts.

12.2.1 INPUT CAPTURE IN CPU SLEEP MODE

CPU Sleep mode allows input capture module operation with reduced functionality. In the CPU Sleep mode, the ICI<1:0> bits are not applicable, and the input capture module can only function as an external interrupt source.

The capture module must be configured for interrupt only on the rising edge (ICM<2:0> = 111) in order for the input capture module to be used while the device is in Sleep mode. The prescale settings of 4:1 or 16:1 are not applicable in this mode.

TABLE 12-1: INPUT CAPTURE REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
IC1BUF	0140							Inpu	ut 1 Capture	e Register								uuuu uuuu uuuu uuuu
IC1CON	0142	_	_	ICSIDL	-				_	ICTMR	ICI<	1:0>	ICOV	ICBNE		CM<2:0>		0000 0000 0000 0000
IC2BUF	0144							Inpu	ut 2 Capture	e Register								uuuu uuuu uuuu uuuu
IC2CON	0146	_	_	ICSIDL	-	-		_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	ı	CM<2:0>		0000 0000 0000 0000
IC7BUF	0158							Inpu	ıt 7 Capture	e Register								uuuu uuuu uuuu uuuu
IC7CON	015A	_	_	ICSIDL	_			_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	ı	CM<2:0>		0000 0000 0000 0000
IC8BUF	015C		Input 8 Capture Register										uuuu uuuu uuuu uuuu					
IC8CON	015E	_	_	ICSIDL	_	_	_		_	ICTMR	ICI<	1:0>	ICOV	ICBNE		CM<2:0>		0000 0000 0000 0000

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

15.0 MOTOR CONTROL PWM MODULE

Note:

This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- Three-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

The PWM module has the following features:

- 6 PWM I/O pins with 3 duty cycle generators
- Up to 16-bit resolution

- · 'On-the-Fly' PWM frequency changes
- Edge and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state

This module contains 3 duty cycle generators, numbered 1 through 3. The module has 6 PWM output pins, numbered PWM1H/PWM1L through PWM3H/PWM3L. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pins.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

20.3 Reset

The dsPIC30F3010/3011 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Reset cause by trap lockup (TRAPR)
- Reset caused by illegal opcode, or by using an uninitialized W register as an Address Pointer (IOPUWR)

Different registers are affected in different ways by various Reset conditions. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register are set or cleared differently in different Reset situations, as indicated in Table 20-5. These bits are used in software to determine the nature of the Reset.

A block diagram of the on-chip Reset circuit is shown in Figure 20-2.

A MCLR noise filter is provided in the MCLR Reset path. The filter detects and ignores small pulses.

Internally generated Resets do not drive MCLR pin low.

20.3.1 POR: POWER-ON RESET

A power-on event will generate an internal POR pulse when a VDD rise is detected. The Reset pulse will occur at the POR circuit threshold voltage (VPOR), which is nominally 1.85V. The device supply voltage characteristics must meet specified starting voltage and rise rate requirements. The POR pulse will reset a POR timer and place the device in the Reset state. The POR also selects the device clock source identified by the oscillator configuration fuses.

The POR circuit inserts a small delay, TPOR, which is nominally 10 μs and ensures that the device bias circuits are stable. Furthermore, a user-selected power-up time-out (TPWRT) is applied. The TPWRT parameter is based on device Configuration bits and can be 0 ms (no delay), 4 ms, 16 ms or 64 ms. The total delay is at device power-up TPOR + TPWRT. When these delays have expired, SYSRST will be negated on the next leading edge of the Q1 clock, and the PC will jump to the Reset vector.

The timing for the SYSRST signal is shown in Figure 20-3 through Figure 20-5.

FIGURE 20-2: RESET SYSTEM BLOCK DIAGRAM




TABLE 21-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of words	# of cycle s	Status Flags Affected
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws, Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

TABLE 23-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

				perating Co	nditions: 2.5	SV to 5.5V
DC CHARACT	ERISTICS		Operating to		-40°C ≤ TA :	≤ +85°C for Industrial ≤ +125°C for Extended
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions
Power-Down (Current (IPD) ⁽	2)				
DC60a	0.3	14.0	μΑ	25°C		
DC60b	1.0	27.0	μΑ	85°C	3.3V	
DC60c	12.0	55.0	μΑ	125°C		Base Power-Down Current
DC60e	0.5	20.0	μΑ	25°C		Base Fower-Down Current
DC60f	2.0	40.0	μΑ	85°C	5V	
DC60g	17.0	90.0	μΑ	125°C		
DC61a	8.0	12.0	μΑ	25°C		
DC61b	8.0	12.0	μΑ	85°C	3.3V	
DC61c	8.0	12.0	μΑ	125°C		Watchdog Timer Current: ∆lwdt ⁽³⁾
DC61e	14.0	21.0	μΑ	25°C		Watchdog Timer Current. AiwD147
DC61f	14.0	21.0	μΑ	85°C	5V	
DC61g	14.0	21.0	μΑ	125°C		
DC62a	4.0	10.0	μΑ	25°C		
DC62b	5.0	10.0	μΑ	85°C	3.3V	
DC62c	4.0	10.0	μΑ	125°C		Timer 1 w/32 kHz Crystal: ∆ITi32 ⁽³⁾
DC62e	4.0	15.0	μΑ	25°C		Timer i w/32 km² Crystai. Δi ii32(**)
DC62f	6.0	15.0	μΑ	85°C	5V	
DC62g	5.0	15.0	μΑ	125°C		
DC63a	33.0	57.0	μΑ	25°C		
DC63b	37.0	57.0	μΑ	85°C	3.3V	
DC63c	38.0	57.0	μΑ	125°C		BOR on: ∆IBOR ⁽³⁾
DC63e	38.0	65.0	μΑ	25°C		BOIL OII. AIDOR.
DC63f	41.0	65.0	μΑ	85°C	5V	
DC63g	43.0	65.0	μΑ	125°C		

Note 1: Parameters are for design guidance only and are not tested.

^{2:} These parameters are characterized but not tested in manufacturing.

^{3:} These values represent the difference between the base power-down current and the power-down current with the specified peripheral enabled during Sleep.

TABLE 23-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	VOL	Output Low Voltage ⁽²⁾								
DO10		I/O Ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 5V			
			_	_	0.15	V	IOL = 2.0 mA, VDD = 3V			
DO16		OSC2/CLKO	_	_	0.6	V	IOL = 1.6 mA, VDD = 5V			
		(RC or EC Oscillator mode)	_	_	0.72	V	IOL = 2.0 mA, VDD = 3V			
	Vон	Output High Voltage ⁽²⁾								
DO20		I/O Ports	VDD - 0.7	_	_	V	IOH = -3.0 mA, VDD = 5V			
			VDD - 0.2	_	_	V	IOH = -2.0 mA, VDD = 3V			
DO26		OSC2/CLKO	VDD - 0.7	_	_	V	IOH = -1.3 mA, VDD = 5V			
		(RC or EC Oscillator mode)	VDD - 0.1	_	_	V	IOH = -2.0 mA, VDD = 3V			
		Capacitive Loading Specs on Output Pins ⁽²⁾								
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15	pF	In XTL, XT, HS and LP modes when external clock is used to drive OSC1.			
DO56	Cio	All I/O Pins and OSC2	_	_	50	pF	RC or EC Oscillator mode			
DO58	Св	SCL, SDA	_	_	400	pF	In I ² C™ mode			

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

FIGURE 23-1: BROWN-OUT RESET CHARACTERISTICS




TABLE 23-35: SPI MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	RACTERIST	rics	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industria $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions			
SP70	TscL	SCKx Input Low Time	30	_		ns				
SP71	TscH	SCKx Input High Time	30	_	_	ns				
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns				
SP73	TscR	SCKx Input Rise Time ⁽³⁾	_	10	25	ns				
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_			ns	See parameter DO32			
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	_	_	ns	See parameter DO31			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_		30	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns				
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx↑ Input	120		_	ns				
SP51	TssH2doZ	SSx↑ to SDOx Output High-Impedance ⁽⁴⁾	10		50	ns				
SP52	TscH2ssH TscL2ssH	SSx↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns				
SP60	TssL2doV	SDOx Data Output Valid after	_	_	50	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{3:} The minimum clock period for SCx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

^{4:} Assumes 50 pF load on all SPI pins.

FIGURE 23-22: I²C™ BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 23-23: I²C™ BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)





TABLE 23-37: I²C™ BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended									
Param No.	Symbol	Charac	teristic	Min	Max	Units	Conditions					
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz					
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz.					
			1 MHz mode ⁽¹⁾	0.5	_	μS						
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz					
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz					
			1 MHz mode ⁽¹⁾	0.5	_	μS						
IS20	TF:SCL	SDA and SCL	100 kHz mode	_	300	ns	CB is specified to be from					
		F-II Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF					
			1 MHz mode ⁽¹⁾		100	ns						
IS21	TR:SCL	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from					
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF					
			1 MHz mode ⁽¹⁾	_	300	ns						

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins (for 1 MHz mode only).


FIGURE 23-24: 10-BIT HIGH-SPEED ADC TIMING CHARACTERISTICS (CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000)





- 1 Software sets ADCON. SAMP to start sampling.
- 2 Sampling starts after discharge period. TSAMP is described in Section 17, "10-Bit A/D Converter" of the "dsPIC30F Family Reference Manual", (DS70046).
- 3 Software clears ADCON. SAMP to start conversion.
- 4 Sampling ends, conversion sequence starts.
- ⑤ Convert bit 9.
- 6 Convert bit 8.
- (8) Convert bit 0.
- One TAD for end of conversion.

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	•
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	•
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	•
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

INDEX

Numerics	Sequence Table (16-Entry)	41
10-Bit HighBSpeed A/D	Block Diagrams	
Connection Considerations	10-Bit High-Speed ADC Functional	
10-Bit High-Speed A/D	16-Bit Timer1 Module	
A/D Acquisition Requirements	16-Bit Timer4	
Aborting a Conversion	16-Bit Timer5	
ADCHS123	32-Bit Timer4/5	
ADCON1123	Dedicated Port Structure	
ADCON2	DSD Engine	21
ADCON3	dsPIC30F3010	
ADCSSL	dsPIC30F3011	
ADPCFG123	External Power-on Reset Circuit	
Configuring Analog Port Pins132	, I ² C	
Conversion Operation	Input Capture Mode	
Effects of a Reset131	Oscillator System	
Operation During CPU Idle Mode131	Output Compare Mode	
Operation During CPU Sleep Mode131	PWM Module	
Output Formats131	Quadrature Encoder Interface	
Power-Down Modes131	Reset System	
Programming the Start of Conversion Trigger 126	Shared Port Structure	
Register Map133	SPI	
Result Buffer	SPI Master/Slave Connection	_
Sampling Requirements130	UART Receiver	
Selecting the Conversion Sequence	UART Transmitter	
10-Bit High-Speed Analog-to-Digital Converter (ADC) Module	BOR Characteristics	171
123	BOR. See Brown-out Reset.	
16-Bit Up/Down Position Counter Mode88	Brown-out Reset	
Count Direction Status88	Timing Requirements	
Error Checking88	Brown-out Reset (BOR)	135
A/D 1 Msps Configuration Guideline128	Contar Alianad DIMM	
600 ksps Configuration Guideline	CLKOLIT and I/O Timing	•
Conversion Rate Parameters	Characteristics	177
Selecting the Conversion Clock	Poquiromente	
Voltage Reference Schematic	Codo Evamplos	
Load Conditions	Data EEDDOM Block Eraco	56
AC Temperature and Voltage Specifications	Data EEDDOM Blook Write	58
ADC	Data EEPROM Read	55
750 ksps Configuration Guideline129	Data EEPROM Word Erase	56
Conversion Speeds	Data FEDDOM Mord Mrito	57
Address Generator Units		51
Alternate 16-Bit Timer/Counter 89	Initiating a Programming Seguence	52
Alternate Vector Table47	Loading Write Latches	52
Assembler	Code Protection	
MPASM Assembler	Complementary PWM Operation	98
Automatic Clock Stretch	Configuring Analog Port Pine	60
During 10-Bit Addressing (STREN = 1)110	Control Bogiotoro	50
During 7-Bit Addressing (STREN = 1)		50
Receive Mode110	NVMADRII	50
Transmit Mode	NVMCON	
Transmit Mode	NVMKEY	50
В	Core Overview	
Band Gap Start-up Time	Core Register Map	
Requirements179	Customer Change Notification Service	
Timing Characteristics	Customer Notification Service	
Barrel Shifter24		219
Bit-Reversed Addressing40		
Example40		
Implementation40	Data Access from Program Memory	
Modifier Values (table)41	Using Program Space Visibility	
	Data Accumulators and Adder/Subtracter	22

NOTES: