E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusActiveProduct StatusARM Cortex@-M3Core Sroce32-Bit Single-CoreSpeed32-MIzConnectivityPC / IDA LINbus, SPI, UART/USART, USBPoripheralsBrown-out Detect/Reset, Cap Sense, DMA, PS, POR, PWM, WDTNumber of I/O83Program Memory Size56-KB (256-K × B)Program Memory TypeFLASHEERROM Size32-K × 8Voltage - Supply (Vcc/Vd)1.8V ~ 3.6VDataConverters0.8U ~ 3.6VOperating TypeInternalOperating TypeInternalOperating Type0.40°C ~ 85°C (TA)Mounting Type0.40°C ~ 85°C (TA)Product Status0.40°C ~ 85°C (TA)Supplier Device Reset0.40°C PG (TA)Supplier Device Reset0.40°C PG (TA)Supplier Device Reset1.60°C PG (TA)Supplier Device Res	2014110	
Core Size32-Bit Single-CoreSpeed32MHzConnectivityI²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, POR, PWM, WDTNumber of I/O83Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Product Status	Active
Speed32MHzConnectivityPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, POR, PWM, WDTNumber of I/O83Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Core Processor	ARM® Cortex®-M3
ConnectivityIPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, POR, PWM, WDTNumber of I/O83Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Core Size	32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, POR, PWM, WDTNumber of I/O83Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Speed	32MHz
Number of I/O83Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Program Memory Size256KB (256K x 8)Program Memory TypeFLASHEEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size8K × 8RAM Size32K × 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Number of I/O	83
EEPROM Size8K x 8RAM Size32K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Program Memory Size	256KB (256K x 8)
RAM Size32K × 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	EEPROM Size	8K x 8
Data ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	RAM Size	32K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Data Converters	A/D 25x12b; D/A 2x12b
Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Oscillator Type	Internal
Package / Case 100-LQFP Supplier Device Package 100-LQFP (14x14)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package 100-LQFP (14x14)	Mounting Type	Surface Mount
	Package / Case	100-LQFP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151vct6	Supplier Device Package	100-LQFP (14x14)
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151vct6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer the user needs, in terms of ultra-low-power features. The STM32 ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow to build very cost-optimized applications by reducing BOM.

Note: STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lxxxxx and STM32Lxxxxx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, the old applications can be upgraded to respond to the latest market features and efficiency demand.

2.2.1 Performance

All the families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes



3.12 Operational amplifier

The STM32L151xC and STM32L152xC devices embed two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.13 Ultra-low-power comparators and reference voltage

The STM32L151xC and STM32L152xC devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 μ A typical).

3.14 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.15 Touch sensing

The STM32L151xC and STM32L152xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 23 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation



3.17.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals and are ISO 7816 compliant.

All USART interfaces can be served by the DMA controller.

3.17.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.17.4 Inter-integrated sound (I²S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

3.17.5 Universal serial bus (USB)

The STM32L151xC and STM32L152xC devices embed a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.18 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

Table 9. STM32L151xC and STM32L152x Pins					Pin functions						
	P	rins	1						Pin functions		
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type ⁽¹⁾	I / O Structure	Main function ⁽²⁾ (after reset)	Alternate functions	Additional functions	
M2	24	15	G5	11	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/ USART2_RTS/ LCD_SEG0	ADC_IN1/ COMP1_INP/ OPAMP1_VINP	
К3	25	16	H6	12	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/ TIM9_CH1/USART2_TX /LCD_SEG1	ADC_IN2/ COMP1_INP/ OPAMP1_VINM	
L3	26	17	J7	13	PA3	I/O	тс	PA3	TIM2_CH4/TIM5_CH4/ TIM9_CH2/USART2_RX /LCD_SEG2	ADC_IN3/ COMP1_INP/ OPAMP1_VOUT	
E3	27	18	-	-	V _{SS_4}	S	-	V _{SS_4}	-	-	
H3	28	19	-	-	V _{DD_4}	S	-	V _{DD_4}	-	-	
М3	29	20	J6	14	PA4	I/O	тс	PA4	SPI1_NSS/SPI3_NSS/ I2S3_WS/ USART2_CK	ADC_IN4/ DAC_OUT1/ COMP1_INP	
K4	30	21	H4	15	PA5	I/O	тс	PA5	TIM2_CH1_ETR/ SPI1_SCK	ADC_IN5/ DAC_OUT2/ COMP1_INP	
L4	31	22	G4	16	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/ SPI1_MISO/LCD_SEG3	ADC_IN6/ COMP1_INP/ OPAMP2_VINP	
M4	32	23	J5	17	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4	ADC_IN7/ COMP1_INP/ OPAMP2_VINM	
K5	33	24	F4	-	PC4	I/O	FT	PC4	LCD_SEG22	ADC_IN14/ COMP1_INP	
L5	34	25	J4	-	PC5	I/O	FT	PC5	LCD_SEG23	ADC_IN15/ COMP1_INP	
M5	35	26	J3	18	PB0	I/O	тс	PB0	TIM3_CH3/LCD_SEG5	ADC_IN8/ COMP1_INP/ OPAMP2_VOUT/ VLCDRAIL3/ VREF_OUT	

Table 9. STM32L151xC and STM32L152xC pin definitions (continued)



DocID022799 Rev 12

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	Drown out react threshold 2	Falling edge	2.45	2.55	2.6	
V _{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
M	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
V _{BOR4}	BIOWN-OULTESEL INTESHOLU 4	Rising edge	2.78	2.9	2.95	
M	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
V _{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18	
V	PVD threshold 2	Falling edge	2.20	2.24	2.28	v
V _{PVD2}		Rising edge	2.28	2.34	2.38	V
M	DVD threshold 2	Falling edge	2.39	2.44	2.48	
V _{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	
M	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V _{PVD4}		Rising edge	2.68	2.74	2.79	
M	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99	1
V	DVD threshold 6	Falling edge	2.97	3.05	3.09	
V _{PVD6}	PVD threshold 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V _{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

Table 15. Embedded reset and power control block characteristics (continued)

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.



Symbol	Parameter	Conc	Conditions			Max ⁽¹⁾	Unit
				1 MHz	215	400	
			Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	2 MHz	400	600	μA
				4 MHz	725	960	
		$f_{HSE} = f_{HCLK}$ up to 16		4 MHz	0.915	1.1	
		MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	8 MHz	1.75	2.1	
	Cumple	(PLL ON) ⁽²⁾ pply rrent in in mode, de ecuted		16 MHz	3.4	3.9	
I _{DD}	current in Run mode, code executed from Flash		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	8 MHz	2.1	2.8	
(Run from				16 MHz	4.2	4.9	mA
Flash)				32 MHz	8.25	9.4	
			Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	3.5	4	
		MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	8.2	9.6	
		MSI clock, 65 kHz	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	65 kHz	40.5	110	
		MSI clock, 524 kHz		524 kHz	125	190	μA
		MSI clock, 4.2 MHz		4.2 MHz	775	900	

Table 18. Current consumption in Run mode, code with data processing running from Flash

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Condit	Тур	Max ⁽¹⁾	Unit	
			T _A = -40 °C to 25 °C V _{DD} = 1.8 V	0.905	-	
		RTC clocked by LSI (no	$T_A = -40 \ ^\circ C$ to 25 $^\circ C$	1.15	1.9	
		independent watchdog)	T _A = 55 °C	1.5	2.2	
			T _A = 85 °C	1.75	4	
I _{DD}	Supply current in		T _A = 105 °C	2.1	8.3 ⁽²⁾	
(Standby with RTC)	Standby mode with RTC enabled		T _A = -40 °C to 25 °C V _{DD} = 1.8 V	0.98	-	
		RTC clocked by LSE external quartz (no independent watchdog) ⁽³⁾	$T_A = -40 \ ^\circ C$ to 25 $^\circ C$	1.3	-	μA
			T _A = 55 °C	1.7	-	
			T _A = 85 °C	2.05	-	
			T _A = 105 °C	2.45	-	
		Independent watchdog and LSI enabled	$T_A = -40 \ ^\circ C \text{ to } 25 \ ^\circ C$	1	1.7	
I _{DD}	Supply current in		$T_A = -40 \ ^\circ C$ to 25 $^\circ C$	0.29	0.6	
(Standby)	Standby mode (RTC disabled)	Independent watchdog	T _A = 55 °C	0.345	0.9	
		and LSI OFF	T _A = 85 °C	0.575	2.75	
			T _A = 105 °C	1.45	7 ⁽²⁾	
I _{DD} (WU from Standby)	Supply current during wakeup time from Standby mode	-	T _A = -40 °C to 25 °C	1	-	mA

Table 24. Typical and maximum current co	onsumptions in Standby mode
--	-----------------------------

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on






Figure 17. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 30*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

r				0 1112)		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE}	Low speed external oscillator frequency	-	-	32.768	-	kHz
R _F	Feedback resistor	-	-	1.2	-	MΩ
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 kΩ	-	8	-	pF
I _{LSE}	LSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS}	-	-	1.1	μA
		V _{DD} = 1.8 V	-	450	-	
I _{DD (LSE)}	LSE oscillator current consumption	V _{DD} = 3.0 V	-	600	-	nA
		V _{DD} = 3.6V	-	750	-	
9 _m	Oscillator transconductance	-	3	-	-	µA/V
$t_{SU(LSE)}^{(4)}$	Startup time	V_{DD} is stabilized	-	1	-	S

Table 30. LSE oscillator characteristics	(f _{LSE} = 32.768 kHz) ⁽¹⁾
--	--

1. Guaranteed by characterization results.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.



Flash memory and data EEPROM

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
t _{prog}	Programming/ erasing	Erasing	-	3.28	3.94	
	time for byte / word / double word / half-page	Programming	-	3.28	3.94	ms
I _{DD}	Average current during the whole programming / erase operation		-	600	900	μA
	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

Table 36. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Symbol	Doromotor	Conditions	Value			Unit
Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max	Unit
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	-	-	kovelos
N _{CYC}	Cycling (erase / write) EEPROM data memory	105 °C	300	-	-	kcycles
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T - 105 °C	30	-	-	
t _{RET} ⁽²⁾	Data retention (EEPROM data memory) after 300 kcycles at T_A = 85 °C	T _{RET} = +85 °C	30	-	-	VOOR
^I RET ^(*)	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C	10	-	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T _A = 105 °C	1 _{RET} = 1105 C	10	-	-	

Table 37 Flach memory	y and data EEPROM endurance and retention
	y and data LET NOW endurance and retention

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol		ameter Conditions		Max vs.			
	Parameter		Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	32 MHz voltage range 1	Unit
	T Peak level L c	T _A = 25 °C, Peak level LQFP100 package	0.1 to 30 MHz	3	-6	-5	
6			30 to 130 MHz	18	4	-7	dBµV
S _{EMI}			130 MHz to 1GHz	15	5	-7	
		61967-2	SAE EMI Level	2.5	2	1	-

Table 39. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$, conforming to JESD22-A114	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C}$, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 40. ESD absolute maximum ratings

1. Guaranteed by characterization results.






Figure 24. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$





USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time				
Symbol	Parameter	Мах	Unit	
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs	

1. Guaranteed by design.

Table 52. U	SB DC elec	trical charac	teristics
		anour onurac	

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input leve	Input levels							
V _{DD}	USB operating voltage	-	3.0	3.6	V			
V _{DI} ⁽²⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
V _{CM} ⁽²⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
V _{SE} ⁽²⁾	Single ended receiver threshold	-	1.3	2.0				
Output levels								
V _{OL} ⁽³⁾	Static output level low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6 ${\sf V}^{(4)}$	-	0.3	v			
V _{OH} ⁽³⁾	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	3.6	V			

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4. R_L is the load connected on the USB drivers.




Table 53. USB: full speed electrical characteristics

	Driver ch	naracteristics ⁽¹⁾			
Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns



Driver characteristics ⁽¹⁾					
Symbol	Parameter	Conditions	Min	Max	Unit
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%
V _{CRS}	Output signal crossover voltage		1.3	2.0	V

 Table 53. USB: full speed electrical characteristics (continued)

1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main Clock Output		256 x 8K	256xFs ⁽¹⁾	MHz
£	129 alook fraguanay	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	INILIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t _{r(CK)}	I2S clock rise time			8	
t _{f(CK)}	I2S clock fall time	Capacitive load CL=30pF	-	8	
t _{v(WS)}	WS valid time	Master mode	4	24	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	15	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	8	-	
$t_{su(SD_SR)}$	Data input setup time	Slave receiver	9	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_SR)}		Slave receiver	4	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	64	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	22	-	
$t_{v(SD_MT)}$	Data output valid time	Master transmitter (after enable edge)	-	12	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	8	-	

Table 54. I2S characteristics

1. The maximum for 256xFs is 8 MHz

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V ≤V _{DDA} ≤3.6 V	0.25	-	-	
		Multiplexed channels 2.4 V ⊴V _{DDA} ≤3.6 V	0.56	-	-	
$t_{S}^{(5)}$	Sampling time	Direct channels 1.8 V ⊴V _{DDA} ⊴2.4 V	0.56	-	-	μs
		Multiplexed channels 1.8 V ⊴V _{DDA} ⊴2.4 V	1	-	-	
		-	4	-	384	1/f _{ADC}
	Total conversion time	f _{ADC} = 16 MHz	1	-	24.75	μs
t _{CONV}	(including sampling time)	-		ampling phase) +12 e approximation)		1/f _{ADC}
C	Internal sample and hold capacitor	Direct channels	-	16	-	рF
		Multiplexed channels	-	10	-	рг
£	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f _{ADC}
f _{TRIG}	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f _{ADC}
£	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f _{ADC}
f _{TRIG}	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f _{ADC}
R _{AIN} ⁽⁶⁾	Signal source impedance		-	-	50	kΩ
+	Injection trigger conversion	f _{ADC} = 16 MHz	219	-	281	ns
t _{lat}	latency	-	3.5	-	4.5	1/f _{ADC}
+	Regular trigger conversion	f _{ADC} = 16 MHz	156	-	219	ns
t _{latr}	latency	-	2.5	-	3.5	1/f _{ADC}
t _{STAB}	Power-up time	-	-	-	3.5	μs

Table 56. ADC characteristics (continued)

1. The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

2. The current consumption through VREF is composed of two parameters:

- one constant (max 300 µA)

- one variable (max 400 μA), only during sampling time + 2 first conversion pulses

So, peak consumption is 300+400 = 700 μA and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450 μA at 1Msps

 V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pin descriptions for further details.

4. V_{SSA} or V_{REF-} must be tied to ground.

5. Minimum sampling time is reached for an external input impedance limited to a value as defined in *Table 58: Maximum source impedance RAIN max*.

6. External impedance has another high value limitation when using short sampling time as defined in *Table 58: Maximum source impedance RAIN max*.



6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DDA}	Analog supply voltage	-	1.8	-	3.6	
V _{REF+}	Reference supply voltage	V_{REF^+} must always be below V_{DDA}	1.8	-	3.6	V
V _{REF-}	Lower reference voltage	-		V _{SSA}		
. (1)	Current consumption on	No load, middle code (0x800)	-	130	220	
I _{DDVREF+} ⁽¹⁾	V _{REF+} supply V _{REF+} = 3.3 V	No load, worst code (0x000)	-	220	350	
. (1)	Current consumption on	No load, middle code (0x800)	-	210	320	μA
I _{DDA} ⁽¹⁾	V_{DDA} supply $V_{DDA} = 3.3 V$	No load, worst code (0xF1C)	_	320	520	
$R_L^{(2)}$	Resistive load		5	-	-	kΩ
C _L ⁽²⁾	Capacitive load	DAC output buffer ON	-	-	50	pF
R _O	Output impedance	DAC output buffer OFF	12	16	20	kΩ
	Voltage on DAC_OUT	DAC output buffer ON	0.2	-	V _{DDA} – 0.2	V
V _{DAC_OUT}	output	DAC output buffer OFF	0.5	-	V _{REF+} – 1LSB	mV
DNL ⁽¹⁾	Differential non	$C_{L} \le 50 \text{ pF}, R_{L} \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	1.5	3	
	linearity ⁽³⁾	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽⁴⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	2	4	
INL ⁽¹⁾ In	Integral non intearity.	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	2	4	LSB
Offset ⁽¹⁾	Offset error at code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	±10	±25	
	0x800 ⁽⁵⁾	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±5	±8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁶⁾	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±1.5	±5	

Table 59. DAC characteristic



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dOffset/dT ⁽¹⁾	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer C		-20	-10	0	μV/°C
uonseitu i v	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer ON	0	20	50	μν/ Ο
Gain ⁽¹⁾	Gain error ⁽⁷⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	%
Gain	Gamenor	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	70
dGain/dT ⁽¹⁾	Gain error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer OFF	-10	-2	0	-μV/°C
	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer ON	-40	-8	0	μν/ Ο
TUE ⁽¹⁾	Total unadjusted error	$C_{L} \le 50 \text{ pF}, R_{L} \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30	ISB
		No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	8	12	LSB
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	C_L ≤ 50 pF, R_L ≥ 5 kΩ	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	C_L ≤ 50 pF, R_L ≥ 5 kΩ	-	-	1	Msps
twakeup	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

1. Data based on characterization results.

2. Connected between DAC_OUT and $\mathsf{V}_{\mathsf{SSA}}.$

3. Difference between two consecutive codes - 1 LSB.

DocID022799 Rev 12



data (continued)						
Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Мах
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 66. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanicaldata (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 33. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package

1. Dimensions are in millimeters.



Marking of engineering samples

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity



7.6 WLCSP63, 0.400 mm pitch wafer level chip size package information




Figure 47. WLCSP63, 0.400 mm pitch wafer level chip size package outline

1. Drawing is not to scale.