

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Cap Sense, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UFQFPN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152ccu6d">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152ccu6d</a>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Ultra-low-power STM32L151xC and STM32L152xC device features and peripheral counts . . . . .	11
Table 3.	Functionalities depending on the operating power supply range . . . . .	15
Table 4.	CPU frequency range depending on dynamic voltage scaling . . . . .	16
Table 5.	Functionalities depending on the working mode (from Run/active down to standby) . . . . .	17
Table 6.	$V_{LCD}$ rail decoupling . . . . .	25
Table 7.	Timer feature comparison . . . . .	28
Table 8.	Legend/abbreviations used in the pinout table . . . . .	38
Table 9.	STM32L151xC and STM32L152xC pin definitions . . . . .	38
Table 10.	Alternate function input/output . . . . .	46
Table 11.	Voltage characteristics . . . . .	55
Table 12.	Current characteristics . . . . .	55
Table 13.	Thermal characteristics . . . . .	56
Table 14.	General operating conditions . . . . .	56
Table 15.	Embedded reset and power control block characteristics . . . . .	57
Table 16.	Embedded internal reference voltage calibration values . . . . .	59
Table 17.	Embedded internal reference voltage . . . . .	59
Table 18.	Current consumption in Run mode, code with data processing running from Flash . . . . .	61
Table 19.	Current consumption in Run mode, code with data processing running from RAM . . . . .	62
Table 20.	Current consumption in Sleep mode . . . . .	63
Table 21.	Current consumption in Low-power run mode . . . . .	64
Table 22.	Current consumption in Low-power sleep mode . . . . .	65
Table 23.	Typical and maximum current consumptions in Stop mode . . . . .	66
Table 24.	Typical and maximum current consumptions in Standby mode . . . . .	68
Table 25.	Peripheral current consumption . . . . .	69
Table 26.	Low-power mode wakeup timings . . . . .	71
Table 27.	High-speed external user clock characteristics . . . . .	72
Table 28.	Low-speed external user clock characteristics . . . . .	73
Table 29.	HSE oscillator characteristics . . . . .	74
Table 30.	LSE oscillator characteristics ( $f_{LSE} = 32.768$ kHz) . . . . .	75
Table 31.	HSI oscillator characteristics . . . . .	77
Table 32.	LSI oscillator characteristics . . . . .	77
Table 33.	MSI oscillator characteristics . . . . .	78
Table 34.	PLL characteristics . . . . .	80
Table 35.	RAM and hardware registers . . . . .	80
Table 36.	Flash memory and data EEPROM characteristics . . . . .	81
Table 37.	Flash memory and data EEPROM endurance and retention . . . . .	81
Table 38.	EMS characteristics . . . . .	82
Table 39.	EMI characteristics . . . . .	83
Table 40.	ESD absolute maximum ratings . . . . .	83
Table 41.	Electrical sensitivities . . . . .	84
Table 42.	I/O current injection susceptibility . . . . .	84
Table 43.	I/O static characteristics . . . . .	85
Table 44.	Output voltage characteristics . . . . .	86
Table 45.	I/O AC characteristics . . . . .	87
Table 46.	NRST pin characteristics . . . . .	88

---

Table 47.	TIMx characteristics . . . . .	89
Table 48.	I <sup>2</sup> C characteristics . . . . .	90
Table 49.	SCL frequency ( $f_{PCLK1} = 32$ MHz, $V_{DD} = V_{DD\_I2C} = 3.3$ V) . . . . .	91
Table 50.	SPI characteristics . . . . .	92
Table 51.	USB startup time. . . . .	95
Table 52.	USB DC electrical characteristics . . . . .	95
Table 53.	USB: full speed electrical characteristics . . . . .	95
Table 54.	I2S characteristics . . . . .	96
Table 55.	ADC clock frequency . . . . .	98
Table 56.	ADC characteristics . . . . .	98
Table 57.	ADC accuracy . . . . .	100
Table 58.	Maximum source impedance $R_{AIN}$ max . . . . .	102
Table 59.	DAC characteristics . . . . .	103
Table 60.	Operational amplifier characteristics . . . . .	105
Table 61.	Temperature sensor calibration values. . . . .	107
Table 62.	Temperature sensor characteristics . . . . .	107
Table 63.	Comparator 1 characteristics . . . . .	107
Table 64.	Comparator 2 characteristics . . . . .	108
Table 65.	LCD controller characteristics . . . . .	109
Table 66.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data . . . . .	110
Table 67.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data. . . . .	113
Table 68.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data . . . . .	117
Table 69.	UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 x 7 mm, 0.5 mm pitch package mechanical data . . . . .	120
Table 70.	UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data . . . . .	122
Table 71.	UFBGA100, 7 x 7 mm, 0.50 mm pitch, recommended PCB design rules . . . . .	123
Table 72.	WLCSP63, 0.400 mm pitch wafer level chip size package mechanical data . . . . .	126
Table 73.	Thermal characteristics. . . . .	128
Table 74.	STM32L151xC and STM32L152xC ordering information scheme . . . . .	130
Table 75.	Document revision history . . . . .	131

**Table 5. Functionalities depending on the working mode (from Run/active down to standby)**

Ips	Run/Active	Sleep	Low-power Run	Low-power Sleep	Stop		Standby
					Wakeup capability	Wakeup capability	
CPU	Y	--	Y	--	--	--	--
Flash	Y	Y	Y	Y	--	--	--
RAM	Y	Y	Y	Y	Y	--	--
Backup Registers	Y	Y	Y	Y	Y	--	Y
EEPROM	Y	Y	Y	Y	Y	--	--
Brown-out rest (BOR)	Y	Y	Y	Y	Y	Y	Y
DMA	Y	Y	Y	Y	--	--	--
Programmable Voltage Detector (PVD)	Y	Y	Y	Y	Y	Y	Y
Power On Reset (POR)	Y	Y	Y	Y	Y	Y	Y
Power Down Rest (PDR)	Y	Y	Y	Y	Y	--	Y
High Speed Internal (HSI)	Y	Y	--	--	--	--	--
High Speed External (HSE)	Y	Y	--	--	--	--	--
Low Speed Internal (LSI)	Y	Y	Y	Y	Y	--	Y
Low Speed External (LSE)	Y	Y	Y	Y	Y	--	Y
Multi-Speed Internal (MSI)	Y	Y	Y	Y	--	--	--
Inter-Connect Controller	Y	Y	Y	Y	--	--	--
RTC	Y	Y	Y	Y	Y	Y	Y
RTC Tamper	Y	Y	Y	Y	Y	Y	Y
Auto WakeUp (AWU)	Y	Y	Y	Y	Y	Y	Y
LCD	Y	Y	Y	Y	Y	--	--
USB	Y	Y	--	--	--	Y	--
USART	Y	Y	Y	Y	Y	(1)	--
SPI	Y	Y	Y	Y	--	--	--
I2C	Y	Y	Y	Y	--	(1)	--

### 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source:** three different clock sources can be used to drive the master clock SYSCLK:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a  $\pm 0.5\%$  accuracy.
- **Auxiliary clock source:** two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- **Clock-out capability (MCO: microcontroller clock output):** it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See [Figure 2](#) for details on the clock tree.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

### **TIM10, TIM11 and TIM9**

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

## **3.16.2 Basic timers (TIM6 and TIM7)**

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

## **3.16.3 SysTick timer**

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

## **3.16.4 Independent watchdog (IWDG)**

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

## **3.16.5 Window watchdog (WWDG)**

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

## **3.17 Communication interfaces**

### **3.17.1 I<sup>2</sup>C bus**


Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.


## 4 Pin descriptions

Figure 3. STM32L15xVC UFBGA100 ballout



1. This figure shows the package top view.

**Figure 4. STM32L15xVC LQFP100 pinout**




1. This figure shows the package top view.

Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

									Pin functions	
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I/O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
M2	24	15	G5	11	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/ USART2_RTS/ LCD_SEG0	ADC_IN1/ COMP1_INP/ OPAMP1_VINP
K3	25	16	H6	12	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/ TIM9_CH1/USART2_TX/ LCD_SEG1	ADC_IN2/ COMP1_INP/ OPAMP1_VINM
L3	26	17	J7	13	PA3	I/O	TC	PA3	TIM2_CH4/TIM5_CH4/ TIM9_CH2/USART2_RX/ LCD_SEG2	ADC_IN3/ COMP1_INP/ OPAMP1_VOUT
E3	27	18	-	-	V <sub>SS_4</sub>	S	-	V <sub>SS_4</sub>	-	-
H3	28	19	-	-	V <sub>DD_4</sub>	S	-	V <sub>DD_4</sub>	-	-
M3	29	20	J6	14	PA4	I/O	TC	PA4	SPI1_NSS/SPI3_NSS/ I2S3_WS/ USART2_CK	ADC_IN4/ DAC_OUT1/ COMP1_INP
K4	30	21	H4	15	PA5	I/O	TC	PA5	TIM2_CH1_ETR/ SPI1_SCK	ADC_IN5/ DAC_OUT2/ COMP1_INP
L4	31	22	G4	16	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/ SPI1_MISO/LCD_SEG3	ADC_IN6/ COMP1_INP/ OPAMP2_VINP
M4	32	23	J5	17	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4	ADC_IN7/ COMP1_INP/ OPAMP2_VINM
K5	33	24	F4	-	PC4	I/O	FT	PC4	LCD_SEG22	ADC_IN14/ COMP1_INP
L5	34	25	J4	-	PC5	I/O	FT	PC5	LCD_SEG23	ADC_IN15/ COMP1_INP
M5	35	26	J3	18	PB0	I/O	TC	PB0	TIM3_CH3/LCD_SEG5	ADC_IN8/ COMP1_INP/ OPAMP2_VOUT/ VLCDRAIL3/ VREF_OUT

### 6.1.6 Power supply scheme

**Figure 12. Power supply scheme**



## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 11: Voltage characteristics](#), [Table 12: Current characteristics](#), and [Table 13: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 11. Voltage characteristics**

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on five-volt tolerant pin	$V_{SS}-0.3$	$V_{DD}+4.0$	
	Input voltage on any other pin	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSx}-V_{SSl} $	Variations between all different ground pins <sup>(3)</sup>	-	50	
$V_{REF+}-V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see <a href="#">Section 6.3.11</a>		

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2.  $V_{IN}$  maximum must always be respected. Refer to [Table 12](#) for maximum allowed injected current values.

3. Include  $V_{REF-}$  pin.

**Table 12. Current characteristics**

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all $V_{DD\_x}$ power lines (source) <sup>(1)</sup>	100	mA
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all $V_{SS\_x}$ ground lines (sink) <sup>(1)</sup>	100	
$I_{VDD(PIN)}$	Maximum current into each $V_{DD\_x}$ power pin (source) <sup>(1)</sup>	70	
$I_{VSS(PIN)}$	Maximum current out of each $V_{SS\_x}$ ground pin (sink) <sup>(1)</sup>	-70	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current sourced by any I/O and control pin	-25	
$\sum I_{IO(PIN)}$	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	60	
	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-60	
$I_{INJ(PIN)}^{(3)}$	Injected current on five-volt tolerant I/O <sup>(4)</sup> , RST and B pins	-5/+0	
	Injected current on any other pin <sup>(5)</sup>	$\pm 5$	
$\sum I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	$\pm 25$	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Negative injection disturbs the analog performance of the device. See note in [Section 6.3.17](#).

5. To guarantee less than 1% VREF\_OUT deviation.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in [Figure 14: Current consumption measurement scheme](#).

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature  $T_A = 25^\circ\text{C}$  and  $V_{DD}$  supply voltage conditions summarized in [Table 14: General operating conditions](#), unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on  $f_{HCLK}$  frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{AHB}$ .
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in [Table 27: High-speed external user clock characteristics](#).
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6\text{ V}$  is applied to all supply pins.
- For typical current consumption  $V_{DD} = V_{DDA} = 3.0\text{ V}$  is applied to all supply pins if not specified otherwise.

**Table 19. Current consumption in Run mode, code with data processing running from RAM**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Typ	Max <sup>(1)</sup>	Unit	
I <sub>DD</sub> (Run from RAM)	Supply current in Run mode, code executed from RAM, Flash switched off	f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz, included f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz (PLL ON) <sup>(2)</sup>	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	1 MHz	185	240	µA
			2 MHz	345	410		
			4 MHz	645	880 <sup>(3)</sup>		
		Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	4 MHz	0.755	1.4	mA	
			8 MHz	1.5	2.1		
			16 MHz	3	3.5		
		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	8 MHz	1.8	2.8		
			16 MHz	3.6	4.1		
			32 MHz	7.15	8.3		
		HSI clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	2.95	3.5	mA
			Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	7.15	8.4	
			MSI clock, 65 kHz	65 kHz	38.5	85	
		Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	MSI clock, 524 kHz	524 kHz	110	160	µA
			MSI clock, 4.2 MHz	4.2 MHz	690	810	

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

3. Guaranteed by test in production.

Table 22. Current consumption in Low-power sleep mode

Symbol	Parameter	Conditions			Typ	Max <sup>(1)</sup>	Unit
$I_{DD}$ (LP Sleep)	Supply current in Low-power sleep mode  All peripherals OFF, $V_{DD}$ from 1.65 V to 3.6 V	MSI clock, 65 kHz $f_{HCLK} = 32$ kHz Flash OFF	$T_A = -40$ °C to 25 °C	4.4	-		μA
		MSI clock, 65 kHz $f_{HCLK} = 32$ kHz Flash ON	$T_A = -40$ °C to 25 °C	14	16		
			$T_A = 85$ °C	19	23		
			$T_A = 105$ °C	27	33		
		MSI clock, 65 kHz $f_{HCLK} = 65$ kHz, Flash ON	$T_A = -40$ °C to 25 °C	15	17		
			$T_A = 85$ °C	20	23		
			$T_A = 105$ °C	28	33		
		MSI clock, 131 kHz $f_{HCLK} = 131$ kHz, Flash ON	$T_A = -40$ °C to 25 °C	17	19		
	TIM9 and USART1 enabled, Flash ON, $V_{DD}$ from 1.65 V to 3.6 V	MSI clock, 65 kHz $f_{HCLK} = 32$ kHz	$T_A = 55$ °C	18	21		
			$T_A = 85$ °C	22	25		
			$T_A = 105$ °C	30	35		
		MSI clock, 65 kHz $f_{HCLK} = 65$ kHz	$T_A = -40$ °C to 25 °C	14	16		
			$T_A = 85$ °C	19	22		
			$T_A = 105$ °C	27	32		
		MSI clock, 131 kHz $f_{HCLK} = 131$ kHz	$T_A = -40$ °C to 25 °C	15	17		
			$T_A = 85$ °C	20	23		
$I_{DD \max}$ (LP Sleep)	Max allowed current in Low-power sleep mode	$V_{DD}$ from 1.65 V to 3.6 V	$T_A = 105$ °C	28	33		200
			$T_A = -40$ °C to 25 °C	17	19		
			$T_A = 55$ °C	18	21		
			$T_A = 85$ °C	22	25		
			$T_A = 105$ °C	30	36		

1. Guaranteed by characterization results, unless otherwise specified.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

**Table 41. Electrical sensitivities**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105^\circ\text{C}$ conforming to JESD78A	II level A

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation.

However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu\text{A}/+0 \mu\text{A}$  range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the [Table 42](#).

**Table 42. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
$I_{INJ}$	Injected current on all 5 V tolerant (FT) pins	-5 <sup>(1)</sup>	NA	mA
	Injected current on BOOT0	-0	NA	
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

## USB characteristics

The USB interface is USB-IF certified (full speed).

**Table 51. USB startup time**

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	μs

1. Guaranteed by design.

**Table 52. USB DC electrical characteristics**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
<b>Input levels</b>					
$V_{DD}$	USB operating voltage	-	3.0	3.6	V
$V_{DI}^{(2)}$	Differential input sensitivity	$I(USB\_DP, USB\_DM)$	0.2	-	V
$V_{CM}^{(2)}$	Differential common mode range	Includes $V_{DI}$ range	0.8	2.5	
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0	
<b>Output levels</b>					
$V_{OL}^{(3)}$	Static output level low	$R_L$ of 1.5 kΩ to 3.6 V <sup>(4)</sup>	-	0.3	V
$V_{OH}^{(3)}$	Static output level high	$R_L$ of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	


1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4.  $R_L$  is the load connected on the USB drivers.

**Figure 25. USB timings: definition of data signal rise and fall time**



**Table 53. USB: full speed electrical characteristics**

Driver characteristics <sup>(1)</sup>					
Symbol	Parameter	Conditions	Min	Max	Unit
$t_r$	Rise time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_f$	Fall Time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns

Table 60. Operational amplifier characteristics (continued)

Symbol	Parameter		Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
PSRR	Power supply rejection ratio	Normal mode	DC	-	-85	-	dB
		Low-power mode		-	-90	-	
GBW	Bandwidth	Normal mode	$V_{DD} > 2.4 \text{ V}$	400	1000	3000	kHz
		Low-power mode		150	300	800	
		Normal mode	$V_{DD} < 2.4 \text{ V}$	200	500	2200	
		Low-power mode		70	150	800	
SR	Slew rate	Normal mode	$V_{DD} > 2.4 \text{ V}$ (between 0.1 V and $V_{DD}-0.1 \text{ V}$ )	-	700	-	V/ms
		Low-power mode	$V_{DD} > 2.4 \text{ V}$	-	100	-	
		Normal mode	$V_{DD} < 2.4 \text{ V}$	-	300	-	
		Low-power mode		-	50	-	
AO	Open loop gain	Normal mode		55	100	-	dB
		Low-power mode		65	110	-	
$R_L$	Resistive load	Normal mode	$V_{DD} < 2.4 \text{ V}$	4	-	-	kΩ
		Low-power mode		20	-	-	
$C_L$	Capacitive load		-	-	-	50	pF
VOH <sub>SAT</sub>	High saturation voltage	Normal mode	$I_{LOAD} = \text{max or } R_L = \text{min}$	$V_{DD}-100$	-	-	mV
		Low-power mode		$V_{DD}-50$	-	-	
VOL <sub>SAT</sub>	Low saturation voltage	Normal mode		-	-	100	
		Low-power mode		-	-	50	
φm	Phase margin		-	-	60	-	°
GM	Gain margin		-	-	-12	-	dB
t <sub>OFFTRIM</sub>	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	1	-	ms
t <sub>WAKEUP</sub>	Wakeup time	Normal mode	$C_L \leq 50 \text{ pf}, R_L \geq 4 \text{ kΩ}$	-	10	-	μs
		Low-power mode	$C_L \leq 50 \text{ pf}, R_L \geq 20 \text{ kΩ}$	-	30	-	

1. Operating conditions are limited to junction temperature (0 °C to 105 °C) when  $V_{DD}$  is below 2 V. Otherwise to the full ambient temperature range (-40 °C to 85 °C, -40 °C to 105 °C).


2. Guaranteed by characterization results.

**Table 69. UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 × 7 mm,  
0.5 mm pitch package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
T	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
e	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.


**Figure 42. UFQFPN48 recommended footprint**



1. Dimensions are in millimeters.

## 7.5 UFBGA100, 7 x 7 mm, 100-ball ultra thin, fine pitch ball grid array package information

Figure 44. UFBGA100, 7 x 7 mm, 0.5 mm pitch package outline



1. Drawing is not to scale.

Table 70. UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
e	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315
ddd	-	-	0.100	-	-	0.0039

## 8 Part numbering

**Table 74. STM32L151xC and STM32L152xC ordering information scheme**

Example:	STM32	L	151	R	C	T	6	D	TR
<b>Device family</b>									
STM32 = ARM-based 32-bit microcontroller									
<b>Product type</b>									
L = Low-power									
<b>Device subfamily</b>									
151: Devices without LCD									
152: Devices with LCD									
<b>Pin count</b>									
C = 48 pins									
U = 63 pins									
R = 64 pins									
V = 100 pins									
<b>Flash memory size</b>									
C = 256 Kbytes of Flash memory									
<b>Package</b>									
H = BGA									
T = LQFP									
Y = WLCSP									
U = UFQFPN									
<b>Temperature range</b>									
6 = Industrial temperature range, -40 to 85 °C									
7 = Industrial temperature range, -40 to 105 °C									
<b>Options</b>									
No character = $V_{DD}$ range: 1.8 to 3.6 V and BOR enabled									
D = $V_{DD}$ range: 1.65 to 3.6 V and BOR disabled									
<b>Packing</b>									
TR = tape and reel									
No character = tray or tube									

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.

## 9 Revision History

**Table 75. Document revision history**

Date	Revision	Changes
21-Feb-2012	1	<p>Initial release.</p>
12-Oct-2012	2	<p>Added WL CSP63 package.</p> <p>Updated <a href="#">Figure 1: Ultra-low-power STM32L162xC block diagram</a>.</p> <p>Changed maximum number of touch sensing channels to 34, and updated <a href="#">Table 2: Ultralow power STM32L15xxC device features and peripheral counts</a>.</p> <p>Added <a href="#">Table 4: Functionalities depending on the working mode (from Run/active down to standby)</a>, and <a href="#">Table 3: Range depending on dynamic voltage scaling</a>.</p> <p>Updated <a href="#">Section 3.10: ADC (analog-to-digital converter)</a> to add <a href="#">Section 3.10.1: Temperature sensor</a> and <a href="#">Section 3.10.2: Internal voltage reference (VREFINT)</a>.</p> <p>Updated <a href="#">Figure 3: STM32L162VC LQFP100 pinout</a>.</p> <p><a href="#">Table 10: STM32L15xxC pin definitions</a>: updated name of reference manual in footnote <a href="#">5</a>.</p> <p>Changed I2C1_SMBAI into I2C1_SMBA in <a href="#">Table 10: STM32L15xxC pin definitions</a>.</p> <p>Modified PB10/11/12 for AFIO4 alternate function, and replaced LBAR by NADV for AFIO12 in <a href="#">Table 10: Alternate function input/output</a>.</p> <p>Removed caution note below <a href="#">Figure 8: Power supply scheme</a>.</p> <p>Added <a href="#">Note 2 in Table 15: Embedded reset and power control block characteristics</a>.</p> <p>Updated <a href="#">Table 14: General operating conditions</a>.</p> <p>Updated <a href="#">Table 22: Typical and maximum current consumptions in Stop mode</a> and added <a href="#">Note 6</a>. Updated <a href="#">Table 23: Typical and maximum current consumptions in Standby mode</a>. Updated <math>t_{WUSTOP}</math> in <a href="#">Table 10: Alternate function input/output</a>.</p> <p>Updated <a href="#">Table 26: Peripheral current consumption</a>.</p> <p>Updated <a href="#">Table 60: SPI characteristics</a>, added <a href="#">Note 1</a> and <a href="#">Note 3</a>, and applied <a href="#">Note 2</a> to <math>t_r(SCK)</math>, <math>t_f(SCK)</math>, <math>t_w(SCKH)</math>, <math>t_w(SCKL)</math>, <math>t_{su(MI)}</math>, <math>t_{su(SI)}</math>, <math>t_{h(MI)}</math>, and <math>t_{h(SI)}</math>.</p> <p>Added <a href="#">Table 61: I2S characteristics</a>, <a href="#">Figure 29: I2S slave timing diagram (Philips protocol)(1)</a> and <a href="#">Figure 30: I2S master timing diagram (Philips protocol)(1)</a>.</p> <p>Updated <a href="#">Table 72: Temperature sensor characteristics</a>.</p> <p>Added <a href="#">Figure 40: Thermal resistance</a>.</p>