



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 21x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	63-UFBGA, WLCSP
Supplier Device Package	63-WLCSP (3.23x4.16)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152ucy6tr

## **Contents**

1	Intro	duction	1	9
2	Desc	ription		10
	2.1	Device	overview	
	2.2	Ultra-lo	ow-power device continuum	12
		2.2.1	Performance	12
		2.2.2	Shared peripherals	12
		2.2.3	Common system strategy	12
		2.2.4	Features	12
3	Fund	tional o	overview	13
	3.1	Low-po	ower modes	14
	3.2	$ARM^{\mathbb{R}}$	Cortex®-M3 core with MPU	18
	3.3	Reset	and supply management	19
		3.3.1	Power supply schemes	19
		3.3.2	Power supply supervisor	19
		3.3.3	Voltage regulator	20
		3.3.4	Boot modes	20
	3.4	Clock	management	21
	3.5	Low-po	ower real-time clock and backup registers	23
	3.6	GPIOs	s (general-purpose inputs/outputs)	23
	3.7	Memo	ries	24
	3.8	DMA (	direct memory access)	24
	3.9	LCD (I	iquid crystal display)	25
	3.10	ADC (a	analog-to-digital converter)	25
		3.10.1	Temperature sensor	
		3.10.2	Internal voltage reference (V <sub>REFINT</sub> )	26
	3.11	DAC (	digital-to-analog converter)	26
	3.12	Operat	tional amplifier	27
	3.13		ow-power comparators and reference voltage	
	3.14	Systen	n configuration controller and routing interface	27
	3.15	•	sensing	
			<del>-</del>	



Table 47.	TIMx characteristics	89
Table 48.	I <sup>2</sup> C characteristics	90
Table 49.	SCL frequency (f <sub>PCI K1</sub> = 32 MHz, V <sub>DD</sub> = VDD_I2C = 3.3 V)	91
Table 50.	SPI characteristics	92
Table 51.	USB startup time	95
Table 52.	USB DC electrical characteristics	95
Table 53.	USB: full speed electrical characteristics	95
Table 54.	I2S characteristics	96
Table 55.	ADC clock frequency	98
Table 56.	ADC characteristics	98
Table 57.	ADC accuracy	. 100
Table 58.	Maximum source impedance R <sub>AIN</sub> max	. 102
Table 59.	DAC characteristics	
Table 60.	Operational amplifier characteristics	. 105
Table 61.	Temperature sensor calibration values	. 107
Table 62.	Temperature sensor characteristics	. 107
Table 63.	Comparator 1 characteristics	. 107
Table 64.	Comparator 2 characteristics	. 108
Table 65.	LCD controller characteristics	. 109
Table 66.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	. 110
Table 67.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	. 113
Table 68.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	. 117
Table 69.	UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 × 7 mm,	
	0.5 mm pitch package mechanical data	
Table 70.	UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data	. 122
Table 71.	UFBGA100, 7 x 7 mm, 0.50 mm pitch, recommended PCB design rules	. 123
Table 72.	WLCSP63, 0.400 mm pitch wafer level chip size package mechanical data	. 126
Table 73.	Thermal characteristics	. 128
Table 74.	STM32L151xC and STM32L152xC ordering information scheme	. 130
Table 75.	Document revision history	. 131



## List of figures

Figure 1.	Ultra-low-power STM32L151xC and STM32L152xC block diagram	13
Figure 2.	Clock tree	
Figure 3.	STM32L15xVC UFBGA100 ballout	32
Figure 4.	STM32L15xVC LQFP100 pinout	
Figure 5.	STM32L15xRC LQFP64 pinout	34
Figure 6.	STM32L15xUC WLCSP63 ballout	35
Figure 7.	STM32L15xCC UFQFPN48 pinout	36
Figure 8.	STM32L15xCC LQFP48 pinout	37
Figure 9.	Memory map	51
Figure 10.	Pin loading conditions	52
Figure 11.	Pin input voltage	52
Figure 12.	Power supply scheme	53
Figure 13.	Optional LCD power supply scheme	
Figure 14.	Current consumption measurement scheme	
Figure 15.	High-speed external clock source AC timing diagram	72
Figure 16.	Low-speed external clock source AC timing diagram	73
Figure 17.	HSE oscillator circuit diagram	75
Figure 18.	Typical application with a 32.768 kHz crystal	76
Figure 19.	I/O AC characteristics definition	88
Figure 20.	Recommended NRST pin protection	
Figure 21.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 22.	SPI timing diagram - slave mode and CPHA = 0	93
Figure 23.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	93
Figure 24.	SPI timing diagram - master mode <sup>(1)</sup>	
Figure 25.	USB timings: definition of data signal rise and fall time	
Figure 26.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 27.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	97
Figure 28.	ADC accuracy characteristics	101
Figure 29.	Typical connection diagram using the ADC	101
Figure 30.	Maximum dynamic current consumption on V <sub>REF+</sub> supply pin during ADC	
	conversion	
Figure 31.	12-bit buffered /non-buffered DAC	
Figure 32.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	110
Figure 33.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	
	recommended footprint	
Figure 34.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example	
Figure 35.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	113
Figure 36.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package	
	recommended footprint	
Figure 37.	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example	
Figure 38.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	
Figure 39.	LQFP48 recommended footprint	
Figure 40.	LQFP48 package top view example	
Figure 41.	UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline	
Figure 42.	UFQFPN48 recommended footprint	
Figure 43.	UFQFPN48 package top view example	
Figure 44.	UFBGA100, 7 x 7 mm, 0.5 mm pitch package outline	
Figure 45.	UFBGA100, 7 x 7 mm, 0.5 mm pitch, package recommended footprint	123



## 2 Description

The ultra-low-power STM32L151xC and STM32L152xC devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 256 Kbytes and RAM up to 32 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L151xC and STM32L152xC devices offer two operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151xC and STM32L152xC devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, three USARTs and an USB. The STM32L151xC and STM32L152xC devices offer up to 23 capacitive sensing channels to simply add a touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151xC devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L151xC and STM32L152xC devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.



10/136 DocID022799 Rev 12

Table 3. Functionalities depending on the operating power supply range (continued)

	Functionalities depending on the operating power supply range								
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation					
$V_{DD} = V_{DDA} = 2.0 \text{ to } 2.4 \text{ V}$	Conversion time up to 500 Ksps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation					
V <sub>DD</sub> =V <sub>DDA</sub> = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation					

<sup>1.</sup> CPU frequency changes from initial to final must respect " $F_{CPU}$  initial < 4\* $F_{CPU}$  final" to limit  $V_{CORE}$  drop due to current consumption peak when frequency increases. It must also respect 5  $\mu$ s delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5  $\mu$ s, then switch from 16 MHz to 32 MHz.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

16/136 DocID022799 Rev 12

<sup>2.</sup> Should be USB compliant from I/O voltage standpoint, the minimum  $\rm V_{\rm DD}$  is 3.0 V.

## 3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V<sub>DD</sub>. This converter can be deactivated, in which case the V<sub>LCD</sub> pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode
- V<sub>I CD</sub> rail decoupling capability

**Bias** Pin 1/2 1/3 1/4  $1/2 V_{LCD}$  $2/3 V_{LCD}$ PB2 V<sub>LCDRAIL1</sub> 1/2 V<sub>LCD</sub> PB12 PE11 V<sub>LCDRAIL2</sub> N/A 1/4 V<sub>LCD</sub> 1/3 V<sub>LCD</sub> PB0 PE12 N/A  $3/4 V_{LCD}$ N/A V<sub>LCDRAIL3</sub>

Table 6. V<sub>LCD</sub> rail decoupling

## 3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151xC and STM32L152xC devices with up to 25 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 24 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V<sub>SENSE</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode. See *Table 61: Temperature sensor calibration values*.

## 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage, VREF+, is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode. See *Table 16: Embedded internal reference voltage calibration values*.

## 3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V<sub>REF+</sub>

Eight DAC trigger inputs are used in the STM32L151xC and STM32L152xC devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

**577** 

introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.14: System configuration controller and routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

## 3.16 Timers and watchdogs

The ultra-low-power STM32L151xC and STM32L152xC devices include seven general-purpose timers, two basic timers, and two watchdog timers.

Table 7 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM5	32-bit	Up, down, up/down	Any integer between 1 and 65536	7 7 7 7		No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 7. Timer feature comparison

# 3.16.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L151xC and STM32L152xC devices (see *Table 7* for differences).

#### TIM2, TIM3, TIM4, TIM5

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

28/136 DocID022799 Rev 12






Figure 4. STM32L15xVC LQFP100 pinout

This figure shows the package top view.



**Pins** Pin functions LQFP48 or UFQFPN48 / O Structure Pin type<sup>(1)</sup> Main JFBGA100 function<sup>(2)</sup> WLCSP63 LQFP100 LQFP64 Pin name (after **Alternate functions Additional functions** reset) TIM4 CH1/I2C1 SCL/ **B5** 92 58 **B5** 42 PB6 I/O FT PB6 COMP2 INP USART1\_TX TIM4\_CH2/I2C1\_SDA/ C5 93 PB7 I/O FT PB7 COMP2\_INP/PVD\_IN B4 59 43 USART1\_RX воото 94 A6 1 В Α4 60 44 BOOT0 TIM4\_CH3/TIM10\_CH1/ А3 B6 PB8 I/O FT PB8 95 61 45 I2C1\_SCL/LCD\_SEG16 TIM4 CH4/TIM11 CH1/ В3 96 62 C6 46 PB9 I/O FT PR9 I2C1 SDA/LCD COM3 TIM4\_ETR/TIM10\_CH1/ C3 PE0 I/O FT PF0 97 LCD\_SEG36 TIM11\_CH1/ 98 PE1 I/O FT PE1 A2 LCD SEG37 Α7 47 S D3 99 63  $V_{SS\_3}$  $V_{SS}$  3 S 100 B7  $V_{DD\_3}$ C4 64 48  $V_{DD_3}$ 

Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

<sup>1.</sup> I = input, O = output, S = supply.

<sup>2.</sup> Function availability depends on the chosen device.

<sup>3.</sup> Applicable to STM32L152xC devices only. In STM32L151xC devices, this pin should be connected to  $V_{DD}$ .

<sup>4.</sup> The PC14 and PC15 I/Os are only configured as OSC32\_IN/OSC32\_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC\_CSR register). The LSE oscillator pins OSC32\_IN/OSC32\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32\_IN/OSC32\_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

<sup>5.</sup> The PH0 and PH1 I/Os are only configured as OSC\_IN/OSC\_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC\_CR register). The HSE oscillator pins OSC\_IN/OSC\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off ( after reset, the HSE oscillator is off ). The HSE has priority over the GPIO function.



Table 10. Alternate function input/output (continued)

				Ι	Digital alte	rnate functi	ion numbe	er			
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO11	AFIO14	AFIO15
name									<b>'</b>		
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	LCD	CPRI	SYSTEM
PD3	-	-	-	-	-	SPI2_MISO	-	USART2_CTS	-	TIMx_IC4	EVENT OUT
PD4	-	-	-	-	-	SPI2_MOSI I2S2_SD	-	USART2_RTS	-	TIMx_IC1	EVENT OUT
PD5	-	-	-	-	-		-	USART2_TX	-	TIMx_IC2	EVENT OUT
PD6	-	-	-		-	-	-	USART2_RX	-	TIMx_IC3	EVENT OUT
PD7	-	-	-	TIM9_CH2	-	-	-	USART2_CK	-	TIMx_IC4	EVENT OUT
PD8	-	-	-	-	-	-	-	USART3_TX	SEG28	TIMx_IC1	EVENT OUT
PD9	-	-	-	-	-	-	-	USART3_RX	SEG29	TIMx_IC2	EVENT OUT
PD10	-	-	-	-	-	-	-	USART3_CK	SEG30	TIMx_IC3	EVENT OUT
PD11	-	-	-	-	-	-	-	USART3_CTS	SEG31	TIMx_IC4	EVENT OUT
PD12	-	-	TIM4_CH1	-	-	-	-	USART3_RTS	SEG32	TIMx_IC1	EVENT OUT
PD13	-	-	TIM4_CH2	-	-	-	-	-	SEG33	TIMx_IC2	EVENT OUT
PD14	-	-	TIM4_CH3	-	-	-	-	-	SEG34	TIMx_IC3	EVENT OUT
PD15	-	-	TIM4_CH4	-	-	-	-	-	SEG35	TIMx_IC4	EVENT OUT
PE0	-	-	TIM4_ETR	TIM10_CH1	-	-	-	-	SEG36	TIMx_IC1	EVENT OUT
PE1	-	-	-	TIM11_CH1	-	-	-	-	SEG37	TIMx_IC2	EVENT OUT
PE2	TRACECK	-	TIM3_ETR	-				-	SEG 38	TIMx_IC3	EVENT OUT
PE3	TRACED0	-	TIM3_CH1	-	-	-	-	-	SEG 39	TIMx_IC4	EVENT OUT
PE4	TRACED1	-	TIM3_CH2	-	-	-	-	-	-	TIMx_IC1	EVENT OUT
PE5	TRACED2	-	-	TIM9_CH1	-	-	-	-	-	TIMx_IC2	EVENT OUT
PE6- WKUP3	TRACED3	-	-	TIM9_CH2	-	-	-	-	-	TIMx_IC3	EVENT OUT
PE7	-	-	-	-	-	-	-	-	-	TIMx_IC4	EVENT OUT

Pin descriptions

Table 10. Alternate function input/output (continued)

				I Altorna		rnate funct	<u> </u>				
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO11	AFIO14	AFIO15
name		1			Alte	ernate func	tion			-	•
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	LCD	CPRI	SYSTEM
PE8	-	-	-	-	-	-	-	-	-	TIMx_IC1	EVENT OUT
PE9	=	TIM2_CH1_ETR	TIM5_ETR	=	-	-	-	-	=	TIMx_IC2	EVENT OUT
PE10	-	TIM2_CH2	-	-	-	-	-	-	-	TIMx_IC3	EVENT OUT
PE11	-	TIM2_CH3	-	-	-	-	-	-	-	TIMx_IC4	EVENT OUT
PE12	-	TIM2_CH4	-	=	-	SPI1_NSS	-	-	-	TIMx_IC1	EVENT OUT
PE13	=	-	-	=	-	SPI1_SCK	-	-	=	TIMx_IC2	EVENT OUT
PE14	-	-	-	=	-	SPI1_MISO	-	-	-	TIMx_IC3	EVENT OUT
PE15	-	-	-	=	-	SPI1_MOSI	-	-	-	TIMx_IC4	EVENT OUT
PH0OSC _IN	-	-	-	-	-	-	-	-	-	-	-
PH1OSC_ OUT	-	-	-	-	-	-	-	-	-	-	-
PH2	-	-	-	=	-	-	-	-	-	-	-



## 6.1.6 Power supply scheme

Standby-power circuitry (LSE,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF ·  $1 \times 4.7 \, \mu F$  $V_{\text{DDA}}$ V<sub>REF</sub> Analog: OSC,PLL,COMP, 100 nF + 1 μF ADC/ 100 nF  $V_{REF}$ DAC  $V_{\text{SSA}}$ N - number of  $V_{\text{DD}}\!/V_{\text{SS}}$  pairs MS32461V3

Figure 12. Power supply scheme




Figure 17. HSE oscillator circuit diagram

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 30*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table of the commuter of a rational of the commuter of the com									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f <sub>LSE</sub>	Low speed external oscillator frequency	-	-	32.768	-	kHz				
R <sub>F</sub>	Feedback resistor	-	-	1.2	-	МΩ				
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 kΩ	-	8	-	pF				
I <sub>LSE</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	1.1	μA				
		V <sub>DD</sub> = 1.8 V	-	450	-					
I <sub>DD (LSE)</sub>	LSE oscillator current consumption	V <sub>DD</sub> = 3.0 V	-	600	-	nA				
	·	V <sub>DD</sub> = 3.6V	-	750	-					
9 <sub>m</sub>	Oscillator transconductance	-	3	-		μΑ/V				
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized		1	-	s				

Table 30. LSE oscillator characteristics ( $f_{LSF} = 32.768 \text{ kHz}$ )<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small  $R_S$  value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.



Table 33. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
(2)	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	Wor oscillator stabilization time	MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
forman	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
f <sub>OVER(MSI)</sub>	Wich oscillator frequency overshoot	Any range to range 6	-	6	IVII IZ

<sup>1.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>2.</sup> Guaranteed by characterization results.

#### 6.3.10 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 38. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class  $V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25 \text{ °C,}$ Voltage limits to be applied on any I/O pin to  $V_{\text{FESD}}$  $f_{HCLK} = 32 \text{ MHz}$ 2B induce a functional disturbance conforms to IEC 61000-4-2  $V_{DD} = 3.3 \text{ V, LQFP100, } T_A = +25$ Fast transient voltage burst limits to be  $V_{\mathsf{EFTB}}$ applied through 100 pF on  $V_{DD}$  and  $V_{SS}$ 4A f<sub>HCLK</sub> = 32 MHz pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 38. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

82/136

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

DocID022799 Rev 12



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

				Max vs.				
Symbol	Parameter	Conditions	Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit	
		T <sub>A</sub> = 25 °C, Peak level LQFP100 package compliant with IEC	0.1 to 30 MHz	3	-6	-5		
9	Poak lovol		30 to 130 MHz	18	4	-7	dΒμV	
S <sub>EMI</sub>	i can ievei		130 MHz to 1GHz	15	5	-7		
			SAE EMI Level	2.5	2	1	-	

Table 39. EMI characteristics

### 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	<b>&gt;</b>
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 40. ESD absolute maximum ratings



<sup>1.</sup> Guaranteed by characterization results.

### 6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 56* are guaranteed by design.

### Table 55. ADC clock frequency

Symbol	Parameter	Conditions			Min	Max	Unit
f <sub>ADC</sub>	ADC clock frequency	Voltage range 1 & 2	2.4 V ≤V <sub>DDA</sub> ≤3.6 V	V <sub>REF+</sub> = V <sub>DDA</sub>	0.480	16	MHz
				$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8	
				V <sub>REF+</sub> < V <sub>DDA</sub> V <sub>REF+</sub> ≤2.4 V		4	
			1.8 V ≤V <sub>DDA</sub> ≤2.4 V	V <sub>REF+</sub> = V <sub>DDA</sub>		8	
				$V_{REF+} < V_{DDA}$		4	
		Voltage range 3			4		

#### Table 56. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{DDA}$	Power supply	-	1.8	-	3.6	V	
V <sub>REF+</sub>	Positive reference voltage	-	1.8 <sup>(1)</sup>	-	$V_{DDA}$		
V <sub>REF-</sub>	Negative reference voltage	-	-	V <sub>SSA</sub>	-		
I <sub>VDDA</sub>	Current on the V <sub>DDA</sub> input pin	-	-	1000	1450	μA	
I <sub>VREF</sub> <sup>(2)</sup>	Current on the V <sub>REF</sub> input pin	Peak	-	400	700		
		Average	-	400	450		
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	-	0 <sup>(4)</sup>	-	V <sub>REF+</sub>	V	
f <sub>S</sub>	12-bit sampling rate	Direct channels	-	-	1	Msps	
		Multiplexed channels	-	-	0.76		
	10-bit sampling rate	Direct channels	-	-	1.07	Msps	
		Multiplexed channels	-	-	0.8		
	O hit according water	Direct channels	-	-	1.23	Msps	
	8-bit sampling rate	Multiplexed channels	-	-	0.89		
	6 hit compling rate	Direct channels	-	-	1.45	Msps	
	6-bit sampling rate	Multiplexed channels	-	-	1		







Figure 28. ADC accuracy characteristics





- Refer to Table 58: Maximum source impedance RAIN max for the value of R<sub>AIN</sub> and Table 56: ADC characteristics for the value of C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

## 7.4 UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information

Pin 1 identifier laser marking area D Seating  $\triangle$  ddd b Detail Y D Exposed pad D2 area C 0.500x45° R 0.125 typ Detail Z E2 aaa⁄aaalaaaaaa A0B9 ME V3

Figure 41. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.