

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 50 MIPS |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, QEI, POR, PWM, WDT |
| Number of I/O | 58 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-VQFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406-50i-mr |

NOTES:

Note: Not all pins or features are implemented on all device pinout configurations. See pinout diagrams for the specific pins and features present on each device.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|---------|---------|----------|---------|---------|----------|----------|----------|----------|----------|----------|----------|---------|----------|----------|----------|------------|
| INTCON1 | 0080 | NSTDIS | OVAERR | OVERR | COVAERR | COVBERR | OVATE | OVTE | COVTE | SFTACERR | DIV0ERR | DMACERR | MATHERR | ADDRERR | STKERR | OSCFAIL | — | 0000 |
| INTCON2 | 0082 | ALTVT | DISI | — | — | — | — | — | — | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| IFS0 | 0084 | — | DMA1IF | ADIF | U1TXIF | U1RXIF | SPI1IF | SP1EIF | T3IF | T2IF | OC2IF | IC2IF | DMA0IF | T1IF | OC1IF | IC1IF | INT0IF | 0000 |
| IFS1 | 0086 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF | — | — | — | INT1IF | CNIF | AC1IF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0088 | — | — | — | — | — | — | — | — | — | IC4IF | IC3IF | DMA3IF | C1IF | C1RXIF | SPI2IF | SPI2EIF | 0000 |
| IFS3 | 008A | — | — | — | — | — | QE1IF | PSEMIF | — | — | INT4IF | INT3IF | — | — | MI2C2IF | SI2C2IF | — | 0000 |
| IFS4 | 008C | — | — | — | — | QE2IF | — | PSESMIF | — | — | C1TXIF | — | — | — | U2EIF | U1EIF | — | 0000 |
| IFS5 | 008E | PWM2IF | PWM1IF | ADCP12IF | — | — | — | — | — | — | — | — | — | — | — | ADCP8IF | — | 0000 |
| IFS6 | 0090 | ADCP1IF | ADCP0IF | — | — | — | — | AC4IF | AC3IF | AC2IF | — | PWM8IF | PWM7IF | PWM6IF | PWM5IF | PWM4IF | PWM3IF | 0000 |
| IFS7 | 0092 | — | — | — | — | — | — | — | — | — | — | ADCP7IF | ADCP6IF | ADCP5IF | ADCP4IF | ADCP3IF | ADCP2IF | 0000 |
| IEC0 | 0094 | — | DMA1IE | ADIE | U1TXIE | U1RXIE | SPI1IE | SP1EIE | T3IE | T2IE | OC2IE | IC2IE | DMA0IE | T1IE | OC1IE | IC1IE | INT0IE | 0000 |
| IEC1 | 0096 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | — | — | — | INT1IE | CNIE | AC1IE | MI2C1IE | SI2C1IE | 0000 |
| IEC2 | 0098 | — | — | — | — | — | — | — | — | — | IC4IE | IC3IE | DMA3IE | C1IE | C1RXIE | SPI2IE | SPI2EIE | 0000 |
| IEC3 | 009A | — | — | — | — | — | QE1IE | PSEMIE | — | — | INT4IE | INT3IE | — | — | MI2C2IE | SI2C2IE | — | 0000 |
| IEC4 | 009C | — | — | — | — | QE2IE | — | PSESMIE | — | — | C1TXIE | — | — | — | U2EIE | U1EIE | — | 0000 |
| IEC5 | 009E | PWM2IE | PWM1IE | ADCP12IE | — | — | — | — | — | — | — | — | — | — | — | ADCP8IE | — | 0000 |
| IEC6 | 00A0 | ADCP1IE | ADCP0IE | — | — | — | — | AC4IE | AC3IE | AC2IE | — | PWM8IE | PWM7IE | PWM6IE | PWM5IE | PWM4IE | PWM3IE | 0000 |
| IEC7 | 00A2 | — | — | — | — | — | — | — | — | — | — | ADCP7IE | ADCP6IE | ADCP5IE | ADCP4IE | ADCP3IE | ADCP2IE | 0000 |
| IPC0 | 00A4 | — | T1IP2 | T1IP1 | T1IP0 | — | OC1IP2 | OC1IP1 | OC1IP0 | — | IC1IP2 | IC1IP1 | IC1IP0 | — | INT0IP2 | INT0IP1 | INT0IP0 | 4444 |
| IPC1 | 00A6 | — | T2IP2 | T2IP1 | T2IP0 | — | OC2IP2 | OC2IP1 | OC2IP0 | — | IC2IP2 | IC2IP1 | IC2IP0 | — | DMA0IP2 | DMA0IP1 | DMA0IP0 | 4444 |
| IPC2 | 00A8 | — | U1RXIP2 | U1RXIP1 | U1RXIP0 | — | SPI1IP2 | SP1IP1 | SPI1IP0 | — | SP1EIP2 | SP1EIP1 | SP1EIP0 | — | T3IP2 | T3IP1 | T3IP0 | 4444 |
| IPC3 | 00AA | — | — | — | — | — | DMA1IP2 | DMA1IP1 | DMA1IP0 | — | ADIP2 | ADIP1 | ADIP0 | — | U1TXIP2 | U1TXIP1 | U1TXIP0 | 4444 |
| IPC4 | 00AC | — | CNIP2 | CNIP1 | CNIP0 | — | AC1IP2 | AC1IP1 | AC1IP0 | — | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | — | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 4444 |
| IPC5 | 00AE | — | — | — | — | — | — | — | — | — | — | — | — | — | INT1IP2 | INT1IP1 | INT1IP0 | 0004 |
| IPC6 | 00B0 | — | T4IP2 | T4IP1 | T4IP0 | — | OC4IP2 | OC4IP1 | OC4IP0 | — | OC3IP2 | OC3IP1 | OC3IP0 | — | DMA2IP2 | DMA2IP1 | DMA2IP0 | 4444 |
| IPC7 | 00B2 | — | U2TXIP2 | U2TXIP1 | U2TXIP0 | — | U2RXIP2 | U2RXIP1 | U2RXIP0 | — | INT2IP2 | INT2IP1 | INT2IP0 | — | T5IP2 | T5IP1 | T5IP0 | 4444 |
| IPC8 | 00B4 | — | C1IP2 | C1IP1 | C1IP0 | — | C1RXIP2 | C1RXIP1 | C1RXIP0 | — | SPI2IP2 | SPI2IP1 | SPI2IP0 | — | SPI2EIP2 | SPI2EIP1 | SPI2EIP0 | 4444 |
| IPC9 | 00B6 | — | — | — | — | — | IC4IP2 | IC4IP1 | IC4IP0 | — | IC3IP2 | IC3IP1 | IC3IP0 | — | DMA3IP2 | DMA3IP1 | DMA3IP0 | 0444 |
| IPC12 | 00BC | — | — | — | — | — | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 | — | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | — | — | — | — | 0440 |
| IPC13 | 00BE | — | — | — | — | — | INT4IP2 | INT4IP1 | INT4IP0 | — | INT3IP2 | INT3IP1 | INT3IP0 | — | — | — | — | 0440 |
| IPC14 | 00C0 | — | — | — | — | — | QE1IP2 | QE1IP1 | QE1IP0 | — | PSEMIP2 | PSEMIP1 | PSEMIP0 | — | — | — | — | 0440 |
| IPC16 | 00C4 | — | — | — | — | — | U2EIP2 | U2EIP1 | U2EIP0 | — | U1EIP2 | U1EIP1 | U1EIP0 | — | — | — | — | 0440 |
| IPC17 | 00C6 | — | — | — | — | — | C1TXIP2 | C1TXIP1 | C1TXIP0 | — | — | — | — | — | — | — | — | 0400 |
| IPC18 | 00C8 | — | QE2IP2 | QE2IP1 | QE2IP0 | — | — | — | — | — | PSESMIP2 | PSESMIP1 | PSESMIP0 | — | — | — | — | 4040 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during Table Reads/Writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the Reset flag bit operation.

TABLE 6-3: RESET FLAG BIT OPERATION

| Flag Bit | Set by: | Cleared by: |
|-------------------------|---------------------------------------------------------------------|-------------------------------------------------|
| TRAPR (RCON<15>) | Trap Conflict Event | POR, BOR |
| IOPWR (RCON<14>) | Illegal Opcode or Uninitialized W register Access or Security Reset | POR, BOR |
| EXTR (RCON<7>) | MCLR Reset | POR |
| SWR (RCON<6>) | RESET Instruction | POR, BOR |
| WDTO (RCON<4>) | WDT Time-out | PWRSV Instruction, CLRWDT Instruction, POR, BOR |
| SLEEP (RCON<3>) | PWRSV #SLEEP Instruction | POR, BOR |
| IDLE (RCON<2>) | PWRSV #IDLE Instruction | POR, BOR |
| BOR (RCON<1>) | POR, BOR | — |
| POR (RCON<0>) | POR | — |

Note: All Reset flag bits can be set or cleared by user software.

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

| | | | | | | | |
|--------|-----|-----|-----|-----|-----|-----|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|-------|-------|-------|--------|---------------------|-----------------------|--------|---------|
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | IC4IF | IC3IF | DMA3IF | C1IF ⁽¹⁾ | C1RXIF ⁽¹⁾ | SPI2IF | SPI2EIF |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6 **IC4IF:** Input Capture Channel 4 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 5 **IC3IF:** Input Capture Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 4 **DMA3IF:** DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 3 **C1IF:** ECAN1 Event Interrupt Flag Status bit⁽¹⁾

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 2 **C1RXIF:** ECAN1 External Event Interrupt Flag Status bit⁽¹⁾

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 1 **SPI2IF:** SPI2 Event Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 0 **SPI2EIF:** SPI2 Error Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

Note 1: Interrupts are disabled on devices without ECAN™ modules.

REGISTER 7-41: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

| | | | | | | | |
|--------|--------|--------|--------|-------|---------|---------|---------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | AC2IP2 | AC2IP1 | AC2IP0 | — | PWM9IP2 | PWM9IP1 | PWM9IP0 |
| bit 15 | | | | bit 8 | | | |

| | | | | | | | |
|-------|---------|---------|---------|-------|---------|---------|---------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | PWM8IP2 | PWM8IP1 | PWM8IP0 | — | PWM7IP2 | PWM7IP1 | PWM7IP0 |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **Unimplemented:** Read as '0'
- bit 14-12 **AC2IP<2:0>:** Analog Comparator 2 Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled
- bit 11 **Unimplemented:** Read as '0'
- bit 10-8 **PWM9IP<2:0>:** PWM9 Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled
- bit 7 **Unimplemented:** Read as '0'
- bit 6-4 **PWM8IP<2:0>:** PWM8 Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled
- bit 3 **Unimplemented:** Read as '0'
- bit 2-0 **PWM7IP<2:0>:** PWM7 Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled

REGISTER 7-42: IPC26: INTERRUPT PRIORITY CONTROL REGISTER 26

| | | | | | | | |
|--------|-----|-----|-----|-----|-----|-----|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|-------|--------|--------|--------|-----|--------|--------|--------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | AC4IP2 | AC4IP1 | AC4IP0 | — | AC3IP2 | AC3IP1 | AC3IP0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **AC4IP<2:0>:** Analog Comparator 4 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority)

-
-
-

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **AC3IP<2:0>:** Analog Comparator 3 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority)

-
-
-

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-44: IPC28: INTERRUPT PRIORITY CONTROL REGISTER 28

| | | | | | | | |
|--------|----------|----------|----------|-------|----------|----------|----------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | ADCP5IP2 | ADCP5IP1 | ADCP5IP0 | — | ADCP4IP2 | ADCP4IP1 | ADCP4IP0 |
| bit 15 | | | | bit 8 | | | |

| | | | | | | | |
|-------|----------|----------|----------|-------|----------|----------|----------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | ADCP3IP2 | ADCP3IP1 | ADCP3IP0 | — | ADCP2IP2 | ADCP2IP1 | ADCP2IP0 |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **ADCP5IP<2:0>:** ADC Pair 5 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **ADCP4IP<2:0>:** ADC Pair 4 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 **ADCP3IP<2:0>:** ADC Pair 3 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **ADCP2IP<2:0>:** ADC Pair 2 Conversion Done Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-45: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

| | | | | | | | |
|--------|-----|-----|-----|-----|-----|-----|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|-------|----------|----------|----------|-----|----------|----------|----------|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| — | ADCP7IP2 | ADCP7IP1 | ADCP7IP0 | — | ADCP6IP2 | ADCP6IP1 | ADCP6IP0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **ADCP7IP<2:0>:** ADC Pair 7 Conversion Done Interrupt 1 Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **ADCP6IP<2:0>:** ADC Pair 6 Conversion Done Interrupt 1 Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

10.5 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC® DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

| |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation). |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL x REGISTER (CONTINUED)

| | |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 9 | CLPOL: Current-Limit Polarity for PWM Generator # bit ⁽¹⁾ 1 = The selected current-limit source is active-low 0 = The selected current-limit source is active-high |
| bit 8 | CLMOD: Current-Limit Mode Enable for PWM Generator # bit 1 = Current-Limit mode is enabled 0 = Current-Limit mode is disabled |
| bit 7-3 | FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits ^(2,3) 11111 = Reserved 11110 = Fault 23 11101 = Fault 22 11100 = Fault 21 11011 = Fault 20 11010 = Fault 19 11001 = Fault 18 11000 = Fault 17 10111 = Fault 16 10110 = Fault 15 10101 = Fault 14 10100 = Fault 13 10011 = Fault 12 10010 = Fault 11 10001 = Fault 10 10000 = Fault 9 01111 = Fault 8 01110 = Fault 7 01101 = Fault 6 01100 = Fault 5 01011 = Fault 4 01010 = Fault 3 01001 = Fault 2 01000 = Fault 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Analog Comparator 4 00010 = Analog Comparator 3 00001 = Analog Comparator 2 00000 = Analog Comparator 1 |
| bit 2 | FLTPOL: Fault Polarity for PWM Generator # bit ⁽¹⁾ 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high |
| bit 1-0 | FLTMOD<1:0>: Fault Mode for PWM Generator # bits 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition) |

Note 1: These bits should be changed only when PTEN (PTCON<15>) = 0.

2: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

| | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| F11BP3 | F11BP2 | F11BP1 | F11BP0 | F10BP3 | F10BP2 | F10BP1 | F10BP0 |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| F9BP3 | F9BP2 | F9BP1 | F9BP0 | F8BP3 | F8BP2 | F8BP1 | F8BP0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-12 **F11BP<3:0>**: RX Buffer Mask for Filter 11 bits

1111 = Filter hits received in RX FIFO buffer

1110 = Filter hits received in RX Buffer 14

•

•

•

0001 = Filter hits received in RX Buffer 1

0000 = Filter hits received in RX Buffer 0

bit 11-8 **F10BP<3:0>**: RX Buffer Mask for Filter 10 bits (same values as bits<15:12>)

bit 7-4 **F9BP<3:0>**: RX Buffer Mask for Filter 9 bits (same values as bits<15:12>)

bit 3-0 **F8BP<3:0>**: RX Buffer Mask for Filter 8 bits (same values as bits<15:12>)

REGISTER 22-7: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|--------|----------|----------|----------|----------|----------|
| IRQEN3 | PEND3 | SWTRG3 | TRGSRC34 | TRGSRC33 | TRGSRC32 | TRGSRC31 | TRGSRC30 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|--------|----------|----------|----------|----------|----------|
| IRQEN2 | PEND2 | SWTRG2 | TRGSRC24 | TRGSRC23 | TRGSRC22 | TRGSRC21 | TRGSRC20 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **IRQEN3:** Interrupt Request Enable 3 bit
1 = Enables IRQ generation when requested conversion of Channels AN7 and AN6 is completed
0 = IRQ is not generated
- bit 14 **PEND3:** Pending Conversion Status 3 bit
1 = Conversion of Channels AN7 and AN6 is pending; set when selected trigger is asserted
0 = Conversion is complete
- bit 13 **SWTRG3:** Software Trigger 3 bit
1 = Starts conversion of AN7 and AN6 (if selected by the TRGSRCx<4:0> bits)⁽¹⁾
This bit is automatically cleared by hardware when the PEND3 bit is set.
0 = Conversion has not started

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

REGISTER 22-9: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3

| | | | | | | | |
|--------|-------|--------|----------|----------|----------|----------|----------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IRQEN7 | PEND7 | SWTRG7 | TRGSRC74 | TRGSRC73 | TRGSRC72 | TRGSRC71 | TRGSRC70 |
| bit 15 | | | | bit 8 | | | |

| | | | | | | | |
|--------|-------|--------|----------|----------|----------|----------|----------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IRQEN6 | PEND6 | SWTRG6 | TRGSRC64 | TRGSRC63 | TRGSRC62 | TRGSRC61 | TRGSRC60 |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **IRQEN7:** Interrupt Request Enable 7 bit
 1 = Enables IRQ generation when requested conversion of Channels AN15 and AN14 is completed
 0 = IRQ is not generated
- bit 14 **PEND7:** Pending Conversion Status 7 bit
 1 = Conversion of Channels AN15 and AN14 is pending; set when selected trigger is asserted
 0 = Conversion is complete
- bit 13 **SWTRG7:** Software Trigger 7 bit
 1 = Starts conversion of AN15 and AN14 (if selected by the TRGSRCx<4:0> bits)⁽¹⁾
 This bit is automatically cleared by hardware when the PEND7 bit is set.
 0 = Conversion has not started

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

REGISTER 22-12: ADCPC6: ADC CONVERT PAIR CONTROL REGISTER 6⁽²⁾ (CONTINUED)

bit 4-0

TRGSRC12<4:0>: Trigger 12 Source Selection bits

Selects trigger source for conversion of analog channels AN25 and AN24.

11111 = Timer2 period match
11110 = PWM Generator 8 current-limit ADC trigger
11101 = PWM Generator 7 current-limit ADC trigger
11100 = PWM Generator 6 current-limit ADC trigger
11011 = PWM Generator 5 current-limit ADC trigger
11010 = PWM Generator 4 current-limit ADC trigger
11001 = PWM Generator 3 current-limit ADC trigger
11000 = PWM Generator 2 current-limit ADC trigger
10111 = PWM Generator 1 current-limit ADC trigger
10110 = PWM Generator 9 secondary trigger selected
10101 = PWM Generator 8 secondary trigger selected
10100 = PWM Generator 7 secondary trigger selected
10011 = PWM Generator 6 secondary trigger selected
10010 = PWM Generator 5 secondary trigger selected
10001 = PWM Generator 4 secondary trigger selected
10000 = PWM Generator 3 secondary trigger selected
01111 = PWM Generator 2 secondary trigger selected
01110 = PWM Generator 1 secondary trigger selected
01101 = PWM secondary Special Event Trigger selected
01100 = Timer1 period match
01011 = PWM Generator 8 primary trigger selected
01010 = PWM Generator 7 primary trigger selected
01001 = PWM Generator 6 primary trigger selected
01000 = PWM Generator 5 primary trigger selected
00111 = PWM Generator 4 primary trigger selected
00110 = PWM Generator 3 primary trigger selected
00101 = PWM Generator 2 primary trigger selected
00100 = PWM Generator 1 primary trigger selected
00011 = PWM Special Event Trigger selected
00010 = Global software trigger selected
00001 = Individual software trigger selected
00000 = No conversion is enabled

- Note 1:** The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.
- 2:** This register is not available on dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices.

REGISTER 23-1: CMPCONx: COMPARATOR CONTROL x REGISTER

| | | | | | | | |
|--------|-----|---------|-----|-----|-----|-----|-------|
| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| CMPON | — | CMPSIDL | — | — | — | — | DACOE |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|--------|--------|--------|-----|---------|-----|--------|-------|
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| INSEL1 | INSEL0 | EXTREF | — | CMPSTAT | — | CMPPOL | RANGE |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **CMPON:** Comparator Operating Mode bit

1 = Comparator module is enabled

0 = Comparator module is disabled (reduces power consumption)

bit 14 **Unimplemented:** Read as '0'

bit 13 **CMPSIDL:** Comparator Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode.

0 = Continues module operation in Idle mode

If a device has multiple comparators, any CMPSIDL bit set to '1' disables **ALL** comparators while in Idle mode.

bit 12-9 **Unimplemented:** Read as '0'

bit 8 **DACOE:** DAC Output Enable

1 = DAC analog voltage is output to the DACOUT pin⁽¹⁾

0 = DAC analog voltage is not connected to the DACOUT pin

bit 7-6 **INSEL<1:0>:** Input Source Select for Comparator bits

11 = Selects CMPxD input pin

10 = Selects CMPxC input pin

01 = Selects CMPxB input pin

00 = Selects CMPxA input pin

bit 5 **EXTREF:** Enable External Reference bit

1 = External source provides reference to DAC (maximum DAC voltage determined by external voltage source)

0 = Internal reference sources provide reference to DAC (maximum DAC voltage determined by RANGE bit setting)

bit 4 **Unimplemented:** Read as '0'

bit 3 **CMPSTAT:** Current State of Comparator Output Including CMPPOL Selection bit

bit 2 **Unimplemented:** Read as '0'

bit 1 **CMPPOL:** Comparator Output Polarity Control bit

1 = Output is inverted

0 = Output is non-inverted

bit 0 **RANGE:** Selects DAC Output Voltage Range bit

1 = High Range: Max DAC Value = AVDD/2, 1.65V at 3.3V AVDD

0 = Low Range: Max DAC Value = INTREF


Note 1: DACOUT can be associated only with a single comparator at any given time. The software must ensure that multiple comparators do not enable the DAC output by setting their respective DACOE bit.

TABLE 25-2: INSTRUCTION SET OVERVIEW

| Base Instr # | Assembly Mnemonic | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------|-------------------|---------------------------------------------|---------------------------------------------------------------------------------|------------|-------------|-----------------------|
| 1 | ADD | ADD <i>Acc</i> | Add Accumulators | 1 | 1 | OA,OB,SA,SB |
| | | ADD <i>f</i> | $f = f + \text{WREG}$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD <i>f</i> , <i>WREG</i> | $\text{WREG} = f + \text{WREG}$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD <i>#lit10</i> , <i>Wn</i> | $\text{Wd} = \text{lit10} + \text{Wd}$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD <i>Wb</i> , <i>Ws</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} + \text{Ws}$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD <i>Wb</i> , <i>#lit5</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} + \text{lit5}$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADD <i>Wso</i> , <i>#Slit4</i> , <i>Acc</i> | 16-Bit Signed Add to Accumulator | 1 | 1 | OA,OB,SA,SB |
| 2 | ADDC | ADDC <i>f</i> | $f = f + \text{WREG} + (\text{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC <i>f</i> , <i>WREG</i> | $\text{WREG} = f + \text{WREG} + (\text{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC <i>#lit10</i> , <i>Wn</i> | $\text{Wd} = \text{lit10} + \text{Wd} + (\text{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC <i>Wb</i> , <i>Ws</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} + \text{Ws} + (\text{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC <i>Wb</i> , <i>#lit5</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} + \text{lit5} + (\text{C})$ | 1 | 1 | C,DC,N,OV,Z |
| 3 | AND | AND <i>f</i> | $f = f \text{ .AND. } \text{WREG}$ | 1 | 1 | N,Z |
| | | AND <i>f</i> , <i>WREG</i> | $\text{WREG} = f \text{ .AND. } \text{WREG}$ | 1 | 1 | N,Z |
| | | AND <i>#lit10</i> , <i>Wn</i> | $\text{Wd} = \text{lit10} \text{ .AND. } \text{Wd}$ | 1 | 1 | N,Z |
| | | AND <i>Wb</i> , <i>Ws</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} \text{ .AND. } \text{Ws}$ | 1 | 1 | N,Z |
| | | AND <i>Wb</i> , <i>#lit5</i> , <i>Wd</i> | $\text{Wd} = \text{Wb} \text{ .AND. } \text{lit5}$ | 1 | 1 | N,Z |
| 4 | ASR | ASR <i>f</i> | $f = \text{Arithmetic Right Shift } f$ | 1 | 1 | C,N,OV,Z |
| | | ASR <i>f</i> , <i>WREG</i> | $\text{WREG} = \text{Arithmetic Right Shift } f$ | 1 | 1 | C,N,OV,Z |
| | | ASR <i>Ws</i> , <i>Wd</i> | $\text{Wd} = \text{Arithmetic Right Shift } \text{Ws}$ | 1 | 1 | C,N,OV,Z |
| | | ASR <i>Wb</i> , <i>Wns</i> , <i>Wnd</i> | $\text{Wnd} = \text{Arithmetic Right Shift } \text{Wb} \text{ by } \text{Wns}$ | 1 | 1 | N,Z |
| | | ASR <i>Wb</i> , <i>#lit5</i> , <i>Wnd</i> | $\text{Wnd} = \text{Arithmetic Right Shift } \text{Wb} \text{ by } \text{lit5}$ | 1 | 1 | N,Z |
| 5 | BCLR | BCLR <i>f</i> , <i>#bit4</i> | Bit Clear <i>f</i> | 1 | 1 | None |
| | | BCLR <i>Ws</i> , <i>#bit4</i> | Bit Clear <i>Ws</i> | 1 | 1 | None |
| 6 | BRA | BRA <i>C</i> , <i>Expr</i> | Branch if Carry | 1 | 1 (2) | None |
| | | BRA <i>GE</i> , <i>Expr</i> | Branch if Greater Than or Equal | 1 | 1 (2) | None |
| | | BRA <i>GEU</i> , <i>Expr</i> | Branch if Unsigned Greater Than or Equal | 1 | 1 (2) | None |
| | | BRA <i>GT</i> , <i>Expr</i> | Branch if Greater Than | 1 | 1 (2) | None |
| | | BRA <i>GTU</i> , <i>Expr</i> | Branch if Unsigned Greater Than | 1 | 1 (2) | None |
| | | BRA <i>LE</i> , <i>Expr</i> | Branch if Less Than or Equal | 1 | 1 (2) | None |
| | | BRA <i>LEU</i> , <i>Expr</i> | Branch if Unsigned Less Than or Equal | 1 | 1 (2) | None |
| | | BRA <i>LT</i> , <i>Expr</i> | Branch if Less Than | 1 | 1 (2) | None |
| | | BRA <i>LTU</i> , <i>Expr</i> | Branch if Unsigned Less Than | 1 | 1 (2) | None |
| | | BRA <i>N</i> , <i>Expr</i> | Branch if Negative | 1 | 1 (2) | None |
| | | BRA <i>NC</i> , <i>Expr</i> | Branch if Not Carry | 1 | 1 (2) | None |
| | | BRA <i>NN</i> , <i>Expr</i> | Branch if Not Negative | 1 | 1 (2) | None |
| | | BRA <i>NOV</i> , <i>Expr</i> | Branch if Not Overflow | 1 | 1 (2) | None |
| | | BRA <i>NZ</i> , <i>Expr</i> | Branch if Not Zero | 1 | 1 (2) | None |
| | | BRA <i>OA</i> , <i>Expr</i> | Branch if Accumulator A Overflow | 1 | 1 (2) | None |
| | | BRA <i>OB</i> , <i>Expr</i> | Branch if Accumulator B Overflow | 1 | 1 (2) | None |
| | | BRA <i>OV</i> , <i>Expr</i> | Branch if Overflow | 1 | 1 (2) | None |
| | | BRA <i>SA</i> , <i>Expr</i> | Branch if Accumulator A Saturated | 1 | 1 (2) | None |
| | | BRA <i>SB</i> , <i>Expr</i> | Branch if Accumulator B Saturated | 1 | 1 (2) | None |
| | | BRA <i>Expr</i> | Branch Unconditionally | 1 | 2 | None |
| | | BRA <i>Z</i> , <i>Expr</i> | Branch if Zero | 1 | 1 (2) | None |
| | | BRA <i>Wn</i> | Computed Branch | 1 | 2 | None |
| 7 | BSET | BSET <i>f</i> , <i>#bit4</i> | Bit Set <i>f</i> | 1 | 1 | None |
| | | BSET <i>Ws</i> , <i>#bit4</i> | Bit Set <i>Ws</i> | 1 | 1 | None |
| 8 | BSW | BSW.C <i>Ws</i> , <i>Wb</i> | Write C bit to <i>Ws</i> < <i>Wb</i> > | 1 | 1 | None |
| | | BSW.Z <i>Ws</i> , <i>Wb</i> | Write Z bit to <i>Ws</i> < <i>Wb</i> > | 1 | 1 | None |

**64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]
With 7.15 x 7.15 Exposed Pad [QFN]**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units | | MILLIMETERS | | |
|------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | N | 64 | | |
| Pitch | e | 0.50 BSC | | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | E | 9.00 BSC | | |
| Exposed Pad Width | E2 | 7.05 | 7.15 | 7.50 |
| Overall Length | D | 9.00 BSC | | |
| Exposed Pad Length | D2 | 7.05 | 7.15 | 7.50 |
| Contact Width | b | 0.18 | 0.25 | 0.30 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Klear, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KlearNet, KlearNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-374-7

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.