

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

E·XEI

Detuns	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.


#### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices reserve the addresses between 0x00000 and 0x000200 for hardcoded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GS406/606/608/610 The and dsPIC33FJ64GS406/606/608/610 devices also have two Interrupt Vector Tables (IVT), located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the Interrupt Vector Tables is provided in Section 7.1 "Interrupt Vector Table".

msw Address	most significant wo	rd	least significant word	1	PC Address (Isw Address)
	23	16	8	0	. ,
0x000001	0000000				0x000000
0x000003	0000000				0x000002
0x000005	0000000				0x000004
0x000007	0000000				0x000006
	Program Memory 'Phantom' Byte (read as '0')	Inst	ruction Width		

#### FIGURE 4 2. DDOCDAM MEMORY ODCANIZATION



													-					
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC23	00D2		PWM2IP2	PWM2IP1	PWM2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0	_	—	_	-	-	—	_	_	4400
IPC24	00D4	_	PWM6IP2	PWM6IP1	PWM6IP0	_	PWM5IP2	PWM5IP1	PWM5IP0	_	PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC25	00D6	_	AC2IP2	AC2IP1	AC2IP0	—	—		—	_	—	_			_	—	_	4000
IPC26	00D8		—		—	—	—		—	—	AC4IP2	AC4IP1	AC4IP0		AC3IP2	AC3IP1	AC3IP0	0044
IPC27	00DA		ADCP1IP2	ADCP1IP1	ADCP1IP0	—	ADCP0IP2	ADCP0IP1	ADCP0IP0	—	_				_	—	_	4400
IPC28	00DC		ADCP5IP2	ADCP5IP1	ADCP5IP0	—	ADCP4IP2	ADCP4IP1	ADCP4IP0	—	ADCP3IP2	ADCP3IP1	ADCP3IP0		ADCP2IP2	ADCP2IP1	ADCP2IP0	4444
IPC29	00DE	_	—		—	—	—		—	_	ADCP7IP2	ADCP7IP1	ADCP7IP0		ADCP6IP2	ADCP6IP1	ADCP6IP0	0004
INTTREG	00E0	_	_	_	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-11: TIMERS REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 Re	gister								0000
PR1	0102								Period Reg	ister 1								FFFF
T1CON	0104	TON	—	TSIDL	_	_	—	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2 Re	gister								0000
TMR3HLD	0108						Timer3 H	Holding Reg	gister (for 32	2-bit timer o	perations of	only)						xxxx
TMR3	010A								Timer3 Re	gister								0000
PR2	010C		Period Register 2													FFFF		
PR3	010E	Period Register 3												FFFF				
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4 Re	gister								0000
TMR5HLD	0116						Timer5 H	Holding Reg	gister (for 32	2-bit timer o	perations of	only)						xxxx
TMR5	0118								Timer5 Re	gister								0000
PR4	011A	Period Register 4											FFFF					
PR5	011C	Period Register 5											FFFF					
T4CON	011E	TON	_	TSIDL	_	_	_	—	—	-	TGATE	TCKPS1	TCKPS0	T32	_	TCS		0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-12: INPUT CAPTURE REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							Inpu	t 1 Capture	e Register								xxxx
IC1CON	0142	_	—	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144													xxxx				
IC2CON	0146	_	—	ICSIDL	_	—	—		_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3BUF	0148							Inpu	t 3 Capture	e Register								xxxx
IC3CON	014A	_	—	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4BUF	014C	Input 4 Capture Register												xxxx				
IC4CON	014E	_	—	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON9	0520	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON9	0522	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON9	0524	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC9	0526								PDC	<15:0>								0000
PHASE9	0528								PHASE	9<15:0>								0000
DTR9	052A									DTR9	<13:0>							0000
ALTDTR9	052A	− − ALTDTR9<13:0>														0000		
SDC9	052E															0000		
SPHASE9	0530								SPHAS	E9<15:0>								0000
TRIG9	0532								TRGCM	/IP<15:0>								0000
TRGCON9	0534	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	-	-	Ι	_	DTM		TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG9	0536								STRGC	MP<15:0>								0000
PWMCAP9	0538		PWMCAP<12:0> 000											0000				
LEBCON9	053A	PHR	PHF	PLR	PLF	LF FLTLEBEN CLLEBEN — — — — BCH BCL BPHH BPHL BPLH BPLL 0								0000				
LEBDLY9	053C	_	_	_	_				L	EB<8:0>					—	_	_	0000
AUXCON9	053E	HRPDIS	HRDDIS	_		BLANKSEL3 BLANKSEL2 BLANKSEL1 BLANKSEL0 - CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN 000										0000		

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-63: PMD REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	-	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	ADCMD	0000
PMD2	0772	-	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_		OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	-	CMPMD	_	_	_	—	QEI2MD	_	_	—	I2C2MD	—	0000
PMD4	0776	-		—	-		_			_	—	_	_	REFOMD	_		—	0000
PMD6	077A	-		PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	_	—	_	_	—	_		—	0000
PMD7	077C	_	_	_	-	CMP4MD	CMP3MD	CMP2MD	CMP1MD	_	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-64: PMD REGISTER MAP FOR dsPIC33FJ32GS606 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD		I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		_	ADCMD	0000
PMD2	0772	-	-	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	-	-	_	_	_	CMPMD	_	_	_	_	QEI2MD	_	_	_	I2C2MD	_	0000
PMD4	0776	-	-	_	_	_	_	_	_	_	_	_	_	REFOMD	_	_	_	0000
PMD6	077A	-	-	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_	_	_	0000
PMD7	077C	_	_		—	CMP4MD	CMP3MD	CMP2MD	CMP1MD	_	—	—	_	_	_	_		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-65: PMD REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	ADCMD	0000
PMD2	0772	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	—	_	—	-	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	_	-	_	—	_	QEI2MD	-	_	_	I2C2MD	_	0000
PMD4	0776	_	_	_	_	_	_	-	_	—	_	—	-	REFOMD	_	_	_	0000
PMD6	077A	_		PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	—	_	_	_		_		_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>			RA	N	OV	Z	С
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable	R = Readable bit		oit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	n = Value at POR			'0' = Bit is cle	ared	x = Bit is unkr	nown

## **REGISTER 7-1:** SR: CPU STATUS REGISTER<sup>(1)</sup>

Note 1:	For complete register details, see Register 3-1.	

bit 7-5

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2,3)</sup>

110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

REGISTER 7-2							
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT	DL2	DL1	DL0
bit 15							bit 8

## REGISTER 7-2: CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit, read	as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

## REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	<b>OSCFAIL:</b> Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	—	—	—	—	U2EIP2	U2EIP1	U2EIP0		
bit 15	·						bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	U1EIP2	U1EIP1	U1EIP0	—	_	—	—		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-11	Unimplemen	ted: Read as '	0'						
bit 10-8	U2EIP<2:0>:	UART2 Error	Interrupt Priori	ty bits					
	111 = Interru	pt is Priority 7	(highest priorit	y interrupt)					
	•								
	•								
	001 = Interru	pt is Priority 1							
		pt source is dis	sabled						
bit 7	Unimplemen	ted: Read as '	0'						
bit 6-4	U1EIP<2:0>:	UART1 Error	Interrupt Priori	ty bits					
	111 = Interru	pt is Priority 7	(highest priorit	y interrupt)					
	•								
	•								
	001 = Interru	pt is Priority 1							
		pt source is dis	sabled						
bit 3-0	Unimplemen	ted: Read as '	0'						

#### REGISTER 7-34: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	PWM6IP2	PWM6IP1	PWM6IP0		PWM5IP2	PWM5IP1	PWM5IP0					
bit 15			•				bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0					
oit 7							bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'						
-n = Value at		'1' = Bit is set		'0' = Bit is c		x = Bit is unkr	nown					
bit 15	Unimplemen	<b>ted:</b> Read as '	0,									
bit 14-12	-			ts								
		<b>PWM6IP&lt;2:0&gt;:</b> PWM6 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority)										
	•											
	•											
	001 = Interrupt is Priority 1											
		ot source is dis	abled									
bit 11	Unimplemen	ted: Read as '	0'									
bit 10-8	PWM5IP<2:0>: PWM5 Interrupt Priority bits											
	111 = Interrupt is Priority 7 (highest priority)											
	•											
	•											
	001 = Interrup											
	-	ot source is dis										
bit 7	-	ted: Read as '										
bit 6-4		>: PWM4 Inter	, ,									
	111 = Interrup	ot is Priority 7 (	highest priority	y)								
	•											
	•											
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled									
bit 3	Unimplemen	ted: Read as '	0'									
bit 2-0	PWM3IP<2:0	>: PWM3 Inter	rupt Priority bi	ts								
	111 = Interrupt is Priority 7 (highest priority)											
	•											
	•											
	001 = Interrup	at is Priority 1										

## REGISTER 7-40: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	—		LEB<	<8:5>	
bit 15		-					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		LEB<4:0>			_	—	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared x = Bit is unknown		
bit 15-12	Unimpleme	nted: Read as '	)'				
bit 11-3	LEB<8:0>: L	eading-Edge Bl	anking Delay	y for Current-Lin	nit and Fault Inp	outs bits	
	The value is	in 8.32 ns increi	ments.				

#### REGISTER 16-24: LEBDLYx: LEADING-EDGE BLANKING DELAY x REGISTER

bit 2-0 Unimplemented: Read as '0'

## 19.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C<sup>™</sup>)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 dsPIC33FJ64GS406/606/608/610 and families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit<sup>™</sup> (I<sup>2</sup>C<sup>™</sup>)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C Interface Supporting Both Master and Slave modes of Operation
- I<sup>2</sup>C Slave mode Supports 7-Bit and 10-Bit Addressing
- I<sup>2</sup>C Master mode Supports 7-Bit and 10-Bit Addressing
- I<sup>2</sup>C Port allows Bidirectional Transfers Between Master and Slaves
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I<sup>2</sup>C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly

#### 19.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I<sup>2</sup>C module can operate either as a slave or a master on an I<sup>2</sup>C bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site (www.microchip.com) for the latest "*dsPIC33/PIC24 Family Reference Manual*" sections.

## 19.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-Bit Addressing mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

REGISTER 2	0-1: UxMO	DE: UARTx M	IODE REGI	STER					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN <sup>(1)</sup>	—	USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN1	UEN0		
bit 15							bit 8		
	DAMO		DAMO	DAMO	DAM 0	DAMA	DAMA		
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit		
Legend:		HC = Hardwa	re Clearable b	oit					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	1 = UARTx is		ARTx pins ar		UARTx as defi y port latches, l				
bit 14	Unimplemen	ted: Read as '	כ'						
bit 13	-	Tx Stop in Idle I							
		nues module op es module opera			Idle mode				
bit 12	IREN: IrDA®	Encoder and D	ecoder Enabl	e bit <sup>(2)</sup>					
		oder and decoo oder and decoo							
bit 11	RTSMD: Mode Selection for UxRTS Pin bit								
		oin is in Simple» An is in Flow Co							
bit 10	Unimplemen	ted: Read as '	כ'						
bit 9-8	11 = UxTX, 10 = UxTX, 01 = UxTX,	UxRX, UxCTS UxRX and UxR and UxRX pins	K pi <u>ns are en</u> and UxRTS p TS pins are e	ins are enable nabled an <u>d us</u>	d; UxCTS pin is d an <u>d used</u> ed; UxCTS pin TS and UxRTS	is controlled by	port latches		
bit 7	WAKE: Wake	e-up on Start bit	Detect Durin	g Sleep Mode	Enable bit				
	in hardw	vill continue to s are on following -up is enabled		RX pin; interru	pt is generated	on falling edge	bit is cleare		
bit 6	LPBACK: UA	LPBACK: UARTx Loopback Mode Select bit							
		Loopback mod k mode is disat							
bit 5	•	p-Baud Enable							
	1 = Enables before of		surement on t ed in hardwar	e upon comple	eter – requires re tion	eception of a Sy	nc field (55h		
ena	abling the UART		eive or transr		Reference Manu That section of th				
2. This	o footuro io only	( ovoilable for t		nodo (PPCU	- 0)				

#### MODELLADT. MODE DECISTED 010TI ~~ . ...

2: This feature is only available for the 16x BRG mode (BRGH = 0).

U-0	U-0	R/W-0	R/W-0	r O	R/W-1	R/W-0	R/W-0			
0-0	0-0	CSIDL	ABAT	r-0 r	R/W-1 REQOP2	R/W-0 REQOP1	R/W-0 REQOP0			
 bit 15		CSIDE	ADAT	I	REQUEZ	REQUEI	bit 8			
511 15							bit 0			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
OPMODE2	OPMODE1	OPMODE0		CANCAP	_	—	WIN			
bit 7	1						bit 0			
Legend:		r = Reserved	bit							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13		Nx Stop in Idle								
		ues module op			Idle mode					
hit 10		s module opera								
bit 12		All Pending Tra								
	•	ill clear this bit			aborted					
bit 11	Reserved: De	o not use								
bit 10-8	REQOP<2:0>	-: Request Ope	eration Mode	bits						
	111 = Sets Listen All Messages mode									
	110 = Reserved									
	101 = Reserved 100 = Sets Configuration mode									
		isten Only Mod								
		oopback mode								
	001 = Sets D 000 = Sets N	ormal Operatio	n mode							
bit 7-5		0>: Operation I								
		e is in Listen All		node						
	110 = Reserv		-							
	101 = Reserv		ation mode							
	<ul><li>100 = Module is in Configuration mode</li><li>011 = Module is in Listen Only mode</li></ul>									
	010 = Module is in Loopback mode									
		e is in Disable r e is in Normal C		do						
bit 4		ited: Read as '	•	he						
bit 3	-	CAN Message I		r Capture Ever	nt Enable bit					
		nput capture ba		-						
		ECAN capture								
bit 2-1	Unimplemen	ted: Read as '	0'							
bit 0	WIN: SFR Ma	ap Window Sele	ect bit							
	1 = Uses filte									
	0 = Uses buff	er window								

## REGISTER 21-1: CxCTRL1: ECANx CONTROL REGISTER 1

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBB	f,WREG	WREG = f – WREG – $(\overline{C})$	1	1	C,DC,N,OV,2
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,2
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,2
		SUBR	f,WREG	WREG = WREG - f	1	1	C,DC,N,OV,2
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,2
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - $(\overline{C})$	1	1	C,DC,N,OV,2
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
		SWAP	Wn	Wn = Byte Swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

TABLE 25-2:	INSTRUCTION SET OVERVIEW (	(CONTINUED)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Units Conditions			
Idle Current (li	DLE): Core Of	f, Clock On	Base Current	(2)			
DC40d	8	15	mA	-40°C			
DC40a	9	15	mA	+25°C	- 3.3V	10 MIPS	
DC40b	9	15	mA	+85°C		10 MIPS	
DC40c	10	15	mA	+125°C			
DC41d	11	20	mA	-40°C			
DC41a	11	20	mA	+25°C	- 3.3V	16 MIPS <sup>(3)</sup>	
DC41b	11	20	mA	+85°C		10 MIPS(*)	
DC41c	12	20	mA	+125°C			
DC42d	14	25	mA	-40°C		20 MIPS <sup>(3)</sup>	
DC42a	14	25	mA	+25°C	3.3∨		
DC42b	14	25	mA	+85°C	3.3V	20 1011-307	
DC42c	15	25	mA	+125°C			
DC43d	20	30	mA	-40°C			
DC43a	20	30	mA	+25°C	- 3.3V	30 MIPS <sup>(3)</sup>	
DC43b	21	30	mA	+85°C	3.3V	30 WIF 3(*)	
DC43c	22	30	mA	+125°C			
DC44d	29	40	mA	-40°C			
DC44a	29	40	mA	+25°C	2.21/		
DC44b	30	40	mA	+85°C	3.3V	40 MIPS	
DC44c	31	40	mA	+125°C			

#### TABLE 27-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)


**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are all '0's)
- JTAG is disabled
- **3:** These parameters are characterized but not tested in manufacturing.

#### FIGURE 27-6: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS




#### TABLE 27-26: INPUT CAPTURE x TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(1)</sup>		Min	Мах	Units	Conditions	
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20	-	ns		
			With Prescaler	10	_	ns		
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20		ns		
			With Prescaler	10	_	ns		
IC15	TccP	ICx Input Period		(Tcy + 40)/N	_	ns	N = Prescale value (1, 4, 16)	

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### FIGURE 27-7: OUTPUT COMPARE x (OCx) MODULE TIMING CHARACTERISTICS



#### TABLE 27-27: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_		_	ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	—	_	—	ns	See Parameter DO31		

Note 1: These parameters are characterized but not tested in manufacturing.

<sup>© 2009-2014</sup> Microchip Technology Inc.

## 28.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 AC characteristics and timing parameters for 50 MIPS devices.

АС СНА	RACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symb	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions	
MOS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	50	MHz	EC	
		Oscillator Crystal Frequency	3.5 — 10		10 33 50	MHz kHz MHz	XT SOSC HS	
MOS20	Tosc	Tosc = 1/Fosc	10		DC	ns		
MOS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	20		DC	ns		
MOS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC	
MOS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC	
MOS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	5.2		ns		
MOS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2	—	ns		
MOS41	Gм	External Oscillator Transconductance	14	16	18	mA/V	VDD = 3.3V, TA = +25°C	

TABLE 28-5:	EXTERNAL CLOCK TIMING REQUIREMENTS


**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

#### 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B