



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 40 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, QEI, POR, PWM, WDT  |
| Number of I/O              | 58  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406-e-pt">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406-e-pt</a> |

NOTES:

## 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to  $4\text{ MHz} < F_{\text{IN}} < 8\text{ MHz}$  to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

## 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as “digital” pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic ‘0’, which may affect user application functionality.

## 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins and drive the output to logic low.

## 2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-4 through Figure 2-11.

## 4.0 MEMORY ORGANIZATION

**Note:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *dsPIC33/PIC24 Family Reference Manual, Program Memory* (DS70203), which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)). The information in this data sheet supersedes the information in the FRM.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


## 4.1 Program Address Space

The program address memory space is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.6 “Interfacing Program and Data Memory Spaces”**.

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps are shown in Figure 4-1.

**FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 DEVICES**



## 4.2 Data Address Space

The CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when  $EA<15> = 0$ ) is used for implemented memory addresses, while the upper half ( $EA<15> = 1$ ) is reserved for the Program Space Visibility area (see **Section 4.6.3 “Reading Data from Program Memory Using Program Space Visibility”**).

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement up to 9 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC® MCU devices and improve data space memory usage efficiency, the instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] that results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

### 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

|   |
|---|
| <b>Note:</b> The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information. |
|---|

### 4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.

**TABLE 4-28: UART1 REGISTER MAP**

| File Name | SFR Addr. | Bit 15                        | Bit 14 | Bit 13   | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8                   | Bit 7    | Bit 6    | Bit 5 | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0 | All Resets |
|-----------|-----------|-------------------------------|--------|----------|--------|--------|--------|-------|-------------------------|----------|----------|-------|--------|-------|--------|--------|-------|------------|
| U1MODE    | 0220      | UARTEN                        | —      | USIDL    | IREN   | RTSMD  | —      | UEN1  | UEN0                    | WAKE     | LPBACK   | ABAUD | URXINV | BRGH  | PDSEL1 | PDSEL0 | STSEL | 0000       |
| U1STA     | 0222      | UTXISEL1                      | UTXINV | UTXISEL0 | —      | UTXBRK | UTXEN  | UTXBF | TRMT                    | URXISEL1 | URXISEL0 | ADDEN | RIDLE  | PERR  | FERR   | OERR   | URXDA | 0110       |
| U1TXREG   | 0224      | —                             | —      | —        | —      | —      | —      | —     | UART1 Transmit Register |          |          |       |        |       |        |        |       | xxxx       |
| U1RXREG   | 0226      | —                             | —      | —        | —      | —      | —      | —     | UART1 Receive Register  |          |          |       |        |       |        |        |       | 0000       |
| U1BRG     | 0228      | Baud Rate Generator Prescaler |        |          |        |        |        |       |                         |          |          |       |        |       |        |        |       | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-29: UART2 REGISTER MAP**

| File Name | SFR Addr | Bit 15                        | Bit 14 | Bit 13   | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8                   | Bit 7    | Bit 6    | Bit 5 | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0 | All Resets |
|-----------|----------|-------------------------------|--------|----------|--------|--------|--------|-------|-------------------------|----------|----------|-------|--------|-------|--------|--------|-------|------------|
| U2MODE    | 0230     | UARTEN                        | —      | USIDL    | IREN   | RTSMD  | —      | UEN1  | UEN0                    | WAKE     | LPBACK   | ABAUD | URXINV | BRGH  | PDSEL1 | PDSEL0 | STSEL | 0000       |
| U2STA     | 0232     | UTXISEL1                      | UTXINV | UTXISEL0 | —      | UTXBRK | UTXEN  | UTXBF | TRMT                    | URXISEL1 | URXISEL0 | ADDEN | RIDLE  | PERR  | FERR   | OERR   | URXDA | 0110       |
| U2TXREG   | 0234     | —                             | —      | —        | —      | —      | —      | —     | UART2 Transmit Register |          |          |       |        |       |        |        |       | xxxx       |
| U2RXREG   | 0236     | —                             | —      | —        | —      | —      | —      | —     | UART2 Receive Register  |          |          |       |        |       |        |        |       | 0000       |
| U2BRG     | 0238     | Baud Rate Generator Prescaler |        |          |        |        |        |       |                         |          |          |       |        |       |        |        |       | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-60: PMD REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES**

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2 | Bit 1  | Bit 0  | All Resets |
|-----------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|--------|--------|--------|-------|--------|--------|------------|
| PMD1      | 0770     | T5MD   | T4MD   | T3MD   | T2MD   | T1MD   | QE11MD | PWMMD  | —      | I2C1MD | U2MD  | U1MD   | SPI2MD | SPI1MD | —     | —      | ADCMD  | 0000       |
| PMD2      | 0772     | —      | —      | —      | —      | IC4MD  | IC3MD  | IC2MD  | IC1MD  | —      | —     | —      | —      | OC4MD  | OC3MD | OC2MD  | OC1MD  | 0000       |
| PMD3      | 0774     | —      | —      | —      | —      | —      | CMPMD  | —      | —      | —      | —     | QE12MD | —      | —      | —     | I2C2MD | —      | 0000       |
| PMD4      | 0776     | —      | —      | —      | —      | —      | —      | —      | —      | —      | —     | —      | —      | REFOMD | —     | —      | —      | 0000       |
| PMD6      | 077A     | PWM8MD | PWM7MD | PWM6MD | PWM5MD | PWM4MD | PWM3MD | PWM2MD | PWM1MD | —      | —     | —      | —      | —      | —     | —      | —      | 0000       |
| PMD7      | 077C     | —      | —      | —      | —      | CMP4MD | CMP3MD | CMP2MD | CMP1MD | —      | —     | —      | —      | —      | —     | —      | PWM9MD | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-61: PMD REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES**

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2 | Bit 1  | Bit 0 | All Resets |
|-----------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|--------|--------|--------|-------|--------|-------|------------|
| PMD1      | 0770     | T5MD   | T4MD   | T3MD   | T2MD   | T1MD   | QE11MD | PWMMD  | —      | I2C1MD | U2MD  | U1MD   | SPI2MD | SPI1MD | —     | C1MD   | ADCMD | 0000       |
| PMD2      | 0772     | —      | —      | —      | —      | IC4MD  | IC3MD  | IC2MD  | IC1MD  | —      | —     | —      | —      | OC4MD  | OC3MD | OC2MD  | OC1MD | 0000       |
| PMD3      | 0774     | —      | —      | —      | —      | —      | CMPMD  | —      | —      | —      | —     | QE12MD | —      | —      | —     | I2C2MD | —     | 0000       |
| PMD4      | 0776     | —      | —      | —      | —      | —      | —      | —      | —      | —      | —     | —      | —      | REFOMD | —     | —      | —     | 0000       |
| PMD6      | 077A     | PWM8MD | PWM7MD | PWM6MD | PWM5MD | PWM4MD | PWM3MD | PWM2MD | PWM1MD | —      | —     | —      | —      | —      | —     | —      | —     | 0000       |
| PMD7      | 077C     | —      | —      | —      | —      | CMP4MD | CMP3MD | CMP2MD | CMP1MD | —      | —     | —      | —      | —      | —     | —      | —     | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-62: PMD REGISTER MAP FOR dsPIC33FJ32GS608 DEVICES**

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2 | Bit 1  | Bit 0 | All Resets |
|-----------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|--------|--------|--------|-------|--------|-------|------------|
| PMD1      | 0770     | T5MD   | T4MD   | T3MD   | T2MD   | T1MD   | QE11MD | PWMMD  | —      | I2C1MD | U2MD  | U1MD   | SPI2MD | SPI1MD | —     | —      | ADCMD | 0000       |
| PMD2      | 0772     | —      | —      | —      | —      | IC4MD  | IC3MD  | IC2MD  | IC1MD  | —      | —     | —      | —      | OC4MD  | OC3MD | OC2MD  | OC1MD | 0000       |
| PMD3      | 0774     | —      | —      | —      | —      | —      | CMPMD  | —      | —      | —      | —     | QE12MD | —      | —      | —     | I2C2MD | —     | 0000       |
| PMD4      | 0776     | —      | —      | —      | —      | —      | —      | —      | —      | —      | —     | —      | —      | REFOMD | —     | —      | —     | 0000       |
| PMD6      | 077A     | PWM8MD | PWM7MD | PWM6MD | PWM5MD | PWM4MD | PWM3MD | PWM2MD | PWM1MD | —      | —     | —      | —      | —      | —     | —      | —     | 0000       |
| PMD7      | 077C     | —      | —      | —      | —      | CMP4MD | CMP3MD | CMP2MD | CMP1MD | —      | —     | —      | —      | —      | —     | —      | —     | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 7.0 INTERRUPT CONTROLLER

**Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**Interrupts (Part V)**” (DS70597) in the “*dsPIC33/PIC24 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)). The information in this data sheet supersedes the information in the FRM.

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 CPU. It has the following features:

- Up to Eight Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with up to 118 Vectors
- A Unique Vector for each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Alternate Interrupt Vector Table (AIVT) for Debug Support
- Fixed Interrupt Entry and Return Latencies

### 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of eight nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices implement up to 71 unique interrupts and five non-maskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.


## 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices clear their registers in response to a Reset, which forces the PC to zero. The Digital Signal Controller (DSC) then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



**FIGURE 7-1: dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610  
INTERRUPT VECTOR TABLE**



**REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5**

|        |        |          |     |     |     |     |       |
|--------|--------|----------|-----|-----|-----|-----|-------|
| R/W-0  | R/W-0  | R/W-0    | U-0 | U-0 | U-0 | U-0 | U-0   |
| PWM2IF | PWM1IF | ADCP12IF | —   | —   | —   | —   | —     |
| bit 15 |        |          |     |     |     |     | bit 8 |

|       |     |     |          |          |         |         |       |
|-------|-----|-----|----------|----------|---------|---------|-------|
| U-0   | U-0 | U-0 | R/W-0    | R/W-0    | R/W-0   | R/W-0   | U-0   |
| —     | —   | —   | ADCP11IF | ADCP10IF | ADCP9IF | ADCP8IF | —     |
| bit 7 |     |     |          |          |         |         | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **PWM2IF:** PWM2 Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 14      **PWM1IF:** PWM1 Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 13      **ADCP12IF:** ADC Pair 12 Conversion Done Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 12-5    **Unimplemented:** Read as '0'
- bit 4        **ADCP11IF:** ADC Pair 11 Conversion Done Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 3        **ADCP10IF:** ADC Pair 10 Conversion Done Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 2        **ADCP9IF:** ADC Pair 9 Conversion Done Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 1        **ADCP8IF:** ADC Pair 8 Conversion Done Interrupt Flag Status bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 0        **Unimplemented:** Read as '0'

NOTES:

## 14.1 Input Capture Registers

**REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1 TO 4)**

|        |     |        |     |     |     |     |       |
|--------|-----|--------|-----|-----|-----|-----|-------|
| U-0    | U-0 | R/W-0  | U-0 | U-0 | U-0 | U-0 | U-0   |
| —      | —   | ICSIDL | —   | —   | —   | —   | —     |
| bit 15 |     |        |     |     |     |     | bit 8 |

|       |       |       |         |         |       |       |       |
|-------|-------|-------|---------|---------|-------|-------|-------|
| R/W-0 | R/W-0 | R/W-0 | R-0, HC | R-0, HC | R/W-0 | R/W-0 | R/W-0 |
| ICTMR | ICI1  | ICI0  | ICOV    | ICBNE   | ICM2  | ICM1  | ICM0  |
| bit 7 |       |       |         |         |       |       | bit 0 |

|                   |                             |                                    |                    |
|-------------------|-----------------------------|------------------------------------|--------------------|
| <b>Legend:</b>    | HC = Hardware Clearable bit |                                    |                    |
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared               | x = Bit is unknown |

- bit 15-14      **Unimplemented:** Read as '0'
- bit 13      **ICSIDL:** Input Capture x Stop in Idle Control bit  
               1 = Input capture module halts in CPU Idle mode  
               0 = Input capture module continues to operate in CPU Idle mode
- bit 12-8      **Unimplemented:** Read as '0'
- bit 7      **ICTMR:** Input Capture x Timer Select bit  
               1 = TMR2 contents are captured on capture event  
               0 = TMR3 contents are captured on capture event
- bit 6-5      **IC1<1:0>:** Select Number of Captures per Interrupt bits  
               11 = Interrupt on every fourth capture event  
               10 = Interrupt on every third capture event  
               01 = Interrupt on every second capture event  
               00 = Interrupt on every capture event
- bit 4      **ICOV:** Input Capture x Overflow Status Flag bit (read-only)  
               1 = Input capture overflow occurred  
               0 = No input capture overflow occurred
- bit 3      **ICBNE:** Input Capture x Buffer Empty Status bit (read-only)  
               1 = Input capture buffer is not empty, at least one more capture value can be read  
               0 = Input capture buffer is empty
- bit 2-0      **ICM<2:0>:** Input Capture x Mode Select bits  
               111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode; rising edge detect only, all other control bits are not applicable  
               110 = Unused (module disabled)  
               101 = Capture mode, every 16th rising edge  
               100 = Capture mode, every 4th rising edge  
               011 = Capture mode, every rising edge  
               010 = Capture mode, every falling edge  
               001 = Capture mode, every edge (rising and falling); IC1<1:0> bits do not control interrupt generation for this mode  
               000 = Input capture module is turned off

## REGISTER 16-22: STRIGx: PWM SECONDARY TRIGGER x COMPARE VALUE REGISTER<sup>(1)</sup>

|               |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0         | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| STRGCMP<12:5> |       |       |       |       |       |       |       |
| bit 15        |       |       |       | bit 8 |       |       |       |

|              |       |       |       |       |     |     |     |
|--------------|-------|-------|-------|-------|-----|-----|-----|
| R/W-0        | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| STRGCMP<4:0> |       |       |       |       | —   | —   | —   |
| bit 7        |       |       |       | bit 0 |     |     |     |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-3      **STRGCMP<12:0>**: PWM Secondary Trigger Compare Value bits  
 When the secondary PWM functions in a local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0      **Unimplemented**: Read as '0'

**Note 1:** STRIGx cannot generate the PWM trigger interrupts.

## REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

|        |     |         |     |     |     |     |       |
|--------|-----|---------|-----|-----|-----|-----|-------|
| R/W-0  | U-0 | R/W-0   | U-0 | U-0 | U-0 | U-0 | U-0   |
| SPIEN  | —   | SPISIDL | —   | —   | —   | —   | —     |
| bit 15 |     |         |     |     |     |     | bit 8 |

|       |        |     |     |     |     |        |        |
|-------|--------|-----|-----|-----|-----|--------|--------|
| U-0   | R/C-0  | U-0 | U-0 | U-0 | U-0 | R-0    | R-0    |
| —     | SPIROV | —   | —   | —   | —   | SPITBF | SPIRBF |
| bit 7 |        |     |     |     |     |        | bit 0  |

|                   |                   |                                    |                    |
|-------------------|-------------------|------------------------------------|--------------------|
| <b>Legend:</b>    | C = Clearable bit |                                    |                    |
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |

- bit 15      **SPIEN:** SPIx Enable bit  
1 = Enables module and configures SCKx, SDOx, SDIx and  $\overline{SSx}$  as serial port pins  
0 = Disables module
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **SPISIDL:** SPIx Stop in Idle Mode bit  
1 = Discontinues module operation when device enters Idle mode  
0 = Continues module operation in Idle mode
- bit 12-7    **Unimplemented:** Read as '0'
- bit 6      **SPIROV:** SPIx Receive Overflow Flag bit  
1 = A new byte/word is completely received and discarded; the user software has not read the previous data in the SPIxBUF register  
0 = No overflow has occurred
- bit 5-2    **Unimplemented:** Read as '0'
- bit 1      **SPITBF:** SPIx Transmit Buffer Full Status bit  
1 = Transmit has not yet started, SPIxTXB is full  
0 = Transmit has started, SPIxTXB is empty. Automatically set in hardware when CPU writes the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
- bit 0      **SPIRBF:** SPIx Receive Buffer Full Status bit  
1 = Receive is complete, SPIxRXB is full  
0 = Receive is not complete, SPIxRXB is empty. Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

**REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER**

|        |     |     |     |     |     |           |       |
|--------|-----|-----|-----|-----|-----|-----------|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0     | R/W-0 |
| —      | —   | —   | —   | —   | —   | AMSK<9:8> |       |
| bit 15 |     |     |     |     |     | bit 8     |       |

|           |       |       |       |       |       |       |       |
|-----------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| AMSK<7:0> |       |       |       |       |       |       |       |
| bit 7     |       |       |       |       |       | bit 0 |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-10 **Unimplemented:** Read as '0'

bit 9-0 **AMSK<9:0>:** Mask for Address bit x Select bits

1 = Enables masking for bit x of incoming message address; bit match is not required in this position

0 = Disables masking for bit x; bit match is required in this position

**REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)**

- bit 5      **ADDEN:** Address Character Detect bit (bit 8 of received data = 1)  
1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect  
0 = Address Detect mode is disabled
- bit 4      **RIDLE:** Receiver Idle bit (read-only)  
1 = Receiver is Idle  
0 = Receiver is active
- bit 3      **PERR:** Parity Error Status bit (read-only)  
1 = Parity error has been detected for the current character (the character at the top of the receive FIFO)  
0 = Parity error has not been detected
- bit 2      **FERR:** Framing Error Status bit (read-only)  
1 = Framing error has been detected for the current character (the character at the top of the receive FIFO)  
0 = Framing error has not been detected
- bit 1      **OERR:** Receive Buffer Overrun Error Status bit (clear/read-only)  
1 = Receive buffer has overflowed  
0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
- bit 0      **URXDA:** UARTx Receive Buffer Data Available bit (read-only)  
1 = Receive buffer has data, at least one more character can be read  
0 = Receive buffer is empty

**Note 1:** Refer to “UART” (DS70188) in the “*dsPIC33/PIC24 Family Reference Manual*” for information on enabling the UART module for transmit operation. That section of the manual is available on the Microchip web site: [www.microchip.com](http://www.microchip.com).



## 22.3 Module Functionality

The High-Speed, 10-Bit ADC is designed to support power conversion applications when used with the High-Speed PWM module. The ADC may have one or two SAR modules, depending on the device variant. If two SARs are present on a device, two conversions can be processed at a time, yielding 4 Msps conversion rate. If only one SAR is present on a device, only one conversion can be processed at a time, yielding 2 Msps conversion rate. The High-Speed, 10-Bit ADC produces two 10-bit conversion results in a 0.5 microsecond.

The ADC module supports up to 24 external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN24 and AN25, are connected to EXTREF and INTREF, respectively.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).

The ADC module uses the following control and status registers:

- ADCON: ADC Control Register
- ADSTAT: ADC Status Register
- ADBASE: ADC Base Register<sup>(1,2)</sup>
- ADPCFG: ADC Port Configuration Register
- ADPCFG2: ADC Port Configuration Register 2
- ADCPC0: ADC Convert Pair Control Register 0
- ADCPC1: ADC Convert Pair Control Register 1
- ADCPC2: ADC Convert Pair Control Register 2
- ADCPC3: ADC Convert Pair Control Register 3
- ADCPC4: ADC Convert Pair Control Register 4
- ADCPC5: ADC Convert Pair Control Register 5
- ADCPC6: ADC Convert Pair Control Register 6(2)

The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG registers configure the port pins as analog inputs or as digital I/O. The ADCPCx registers control the triggering of the ADC conversions. See Register 22-1 through Register 22-12 for detailed bit configurations.

|              |   |
|--------------|---|
| <b>Note:</b> | A unique feature of the ADC module is its ability to sample inputs in an asynchronous manner. Individual Sample-and-Hold circuits can be triggered independently of each other. |
|--------------|---|

### 23.3 Module Applications

This module provides a means for the SMPS dsPIC® DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 10-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample-and-Convert Process
- Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) generate an interrupt, 2) have the ADC take a sample and convert it, and 3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

### 23.4 DAC

The range of the DAC is controlled via an analog multiplexer that selects either  $AV_{DD}/2$ , an internal reference source, INTREF, or an external reference source, EXTREF. The full range of the DAC ( $AV_{DD}/2$ ) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small ( $<1.25V$ ); therefore the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 23-1, can only be associated with a single comparator at a given time.

|              |  |
|--------------|--|
| <b>Note:</b> | It should be ensured in software that multiple DACOE bits are not set. The output on the DACOUT pin will be indeterminate if multiple comparators enable the DAC output. |
|--------------|--|

### 23.5 Interaction with I/O Buffers

If the comparator module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

### 23.6 Digital Logic

The CMPCONx register (see Register 23-1) provides the control logic that configures the comparator module. The digital logic provides a glitch filter for the comparator output to mask transient signals in less than two instruction cycles. In Sleep or Idle mode, the glitch filter is bypassed to enable an asynchronous path from the comparator to the interrupt controller. This asynchronous path can be used to wake-up the processor from Sleep or Idle mode.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, if any CMPSIDL bit is set, then the entire group of comparators will be disabled while in Idle mode. This behavior reduces complexity in the design of the clock control logic for this module.

The digital logic also provides a one  $T_{CY}$  width pulse generator for triggering the ADC and generating interrupt requests.

The CMPDACx (see Register 23-2) register provides the digital input value to the reference DAC.

If the module is disabled, the DAC and comparator are disabled to reduce power consumption.

### 23.7 Comparator Input Range

The comparator has a limitation for the input Common-Mode Range (CMR) of  $(AV_{DD} - 1.5V)$ , typical. This means that both inputs should not exceed this range. As long as one of the inputs is within the Common-Mode Range, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated.

If both inputs exceed the CMR, the comparator output will be indeterminate.

### 23.8 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of  $(AV_{DD} - 1.6)$  volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

### 23.9 Comparator Registers

The comparator module is controlled by the following registers:

- CMPCONx: Comparator Control x Register
- CMPDACx: Comparator DAC Control x Register

**FIGURE 27-16: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS**




FIGURE 27-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 27-20: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 27-39: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

| AC CHARACTERISTICS |         |                            |                           | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |       |   |
|--------------------|---------|----------------------------|---------------------------|---|------|-------|---|
| Param.             | Symbol  | Characteristic             |                           | Min   | Max  | Units | Conditions  |
| IS10               | TLO:SCL | Clock Low Time             | 100 kHz mode              | 4.7   | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|                    |         |                            | 400 kHz mode              | 1.3   | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.5   | —    | μs    |   |
| IS11               | THI:SCL | Clock High Time            | 100 kHz mode              | 4.0   | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|                    |         |                            | 400 kHz mode              | 0.6   | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.5   | —    | μs    |   |
| IS20               | TF:SCL  | SDAx and SCLx Fall Time    | 100 kHz mode              | —   | 300  | ns    | Cb is specified to be from 10 to 400 pF                       |
|                    |         |                            | 400 kHz mode              | 20 + 0.1 Cb   | 300  | ns    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | —   | 100  | ns    |   |
| IS21               | Tr:SCL  | SDAx and SCLx Rise Time    | 100 kHz mode              | —   | 1000 | ns    | Cb is specified to be from 10 to 400 pF                       |
|                    |         |                            | 400 kHz mode              | 20 + 0.1 Cb   | 300  | ns    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | —   | 300  | ns    |   |
| IS25               | TSU:DAT | Data Input Setup Time      | 100 kHz mode              | 250   | —    | ns    |   |
|                    |         |                            | 400 kHz mode              | 100   | —    | ns    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 100   | —    | ns    |   |
| IS26               | THD:DAT | Data Input Hold Time       | 100 kHz mode              | 0   | —    | μs    |   |
|                    |         |                            | 400 kHz mode              | 0   | 0.9  | μs    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0   | 0.3  | μs    |   |
| IS30               | TSU:STA | Start Condition Setup Time | 100 kHz mode              | 4.7   | —    | μs    | Only relevant for Repeated Start condition                    |
|                    |         |                            | 400 kHz mode              | 0.6   | —    | μs    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.25  | —    | μs    |   |
| IS31               | THD:STA | Start Condition Hold Time  | 100 kHz mode              | 4.0   | —    | μs    | After this period, the first clock pulse is generated         |
|                    |         |                            | 400 kHz mode              | 0.6   | —    | μs    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.25  | —    | μs    |   |
| IS33               | TSU:STO | Stop Condition Setup Time  | 100 kHz mode              | 4.7   | —    | μs    |   |
|                    |         |                            | 400 kHz mode              | 0.6   | —    | μs    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.6   | —    | μs    |   |
| IS34               | THD:STO | Stop Condition Hold Time   | 100 kHz mode              | 4000  | —    | ns    |   |
|                    |         |                            | 400 kHz mode              | 600   | —    | ns    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 250   | —    | ns    |   |
| IS40               | TAA:SCL | Output Valid From Clock    | 100 kHz mode              | 0   | 3500 | ns    |   |
|                    |         |                            | 400 kHz mode              | 0   | 1000 | ns    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0   | 350  | ns    |   |
| IS45               | TBF:SDA | Bus Free Time              | 100 kHz mode              | 4.7   | —    | μs    | Time the bus must be free before a new transmission can start |
|                    |         |                            | 400 kHz mode              | 1.3   | —    | μs    |   |
|                    |         |                            | 1 MHz mode <sup>(1)</sup> | 0.5   | —    | μs    |   |
| IS50               | Cb      | Bus Capacitive Loading     |                           | —   | 400  | pF    |   |

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).