




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPS
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406t-50i-pt

100-Pin TQFP

■ = Pins are up to 5V tolerant

dsPIC33FJ64GS610

Pinout details (Pin Number, Function):

- 1: SYNC1/RG15
- 2: VDD
- 3: PWM3H/RE5
- 4: PWM4L/RE6
- 5: PWM4H/RE7
- 6: AN16/T2CK/RC1
- 7: AN17/T3CK/RC2
- 8: AN18/T4CK/RC3
- 9: AN19/T5CK/RC4
- 10: SCK2/FLT12/CN8/RG6
- 11: SDI2/FLT11/CN9/RG7
- 12: SDO2/FLT10/CN10/RG8
- 13: MCLR
- 14: SS2/FLT9/CN11/RG9
- 15: VSS
- 16: VDD
- 17: TMS/RA0
- 18: AN20/FLT13/INT1/RE8
- 19: AN21/FLT14/INT2/RE9
- 20: AN5/CMP3B/AQEB1/CN7/RB5
- 21: AN4/CMP2C/CMP3A/AQEA1/CN6/RB4
- 22: AN3/CMP2B/AINDX1/CN5/RB3
- 23: AN2/CMP1C/CMP2A/ASS1/CN4/RB2
- 24: PGEC3/AN1/CMP1B/CN3/RB1
- 25: PGED3/AN0/CMP1A/CMP4C/CN2/RB0
- 26: PGEC1/AN6/CMP3C/CMP4A/OCFA/RB6
- 27: PGED1/AN7/CMP4B/RB7
- 28: PWM8L/RA9
- 29: PWM8H/RA10
- 30: AVDD
- 31: AVSS
- 32: AN8/RB8
- 33: AN9/DACOUT/RB9
- 34: AN10/RB10
- 35: AN11/EXTREF/RB11
- 36: VSS
- 37: VDD
- 38: TCK/RA1
- 39: U2RTS/RF13
- 40: U2CTS/RF12
- 41: AN12/CMP1D/RB12
- 42: AN13/CMP2D/RB13
- 43: AN14/CMP3D/SS1/RB14
- 44: AN15/CMP4D/CN12/RB15
- 45: VSS
- 46: VDD
- 47: U1CTS/FLT15/SYNC13/CN20/RD14
- 48: U1RTS/FLT16/SYNC12/CN21/RD15
- 49: U2RX/FLT17/CN17/RF4
- 50: U2TX/FLT18/CN18/RF5
- 51: U1TX/RF3
- 52: U1RX/RF2
- 53: SDO1/RF8
- 54: SDI1/RF7
- 55: SCK1/INT0/RF6
- 56: SDA1/RG3
- 57: SCL1/RG2
- 58: SCL2/FLT22/RA2
- 59: SDA2/FLT21/RA3
- 60: TDI/RA4
- 61: TDO/RA5
- 62: VDD
- 63: OSC1/CLKIN/RC12
- 64: OSC2/REFCLKO/CLKO/RC15
- 65: VSS
- 66: INT3/FLT20/RA14
- 67: INT4/FLT19/SYNC14/RA15
- 68: IC1/FLT1/RD8
- 69: IC2/FLT2/RD9
- 70: IC3/INDX1/FLT3/RD10
- 71: IC4/QEA1/FLT4/RD11
- 72: OC1/QEB1/FLT5/RD0
- 73: PGED2/SOSCI/CN1/RC13
- 74: PGEC2/SOSCO/T1CK/CN0/RC14
- 75: VSS
- 76: OC2/SYNCO2/FLT6/RD1
- 77: OC3/FLT7/RD2
- 78: PWM7/HOC4/RD3
- 79: QEA2/RD12
- 80: PWM7L/CN19/RD13
- 81: PWM6L/CN13/RD4
- 82: PWM6H/CN14/RD5
- 83: PWM5L/CN15/RD6
- 84: PWM5H/UPDN1/CN16/RD7
- 85: VCAP
- 86: VDD
- 87: C1RX/RF0
- 88: C1TX/RF1
- 89: QEB2/RG1
- 90: INDX2/RG0
- 91: AN22/CN22/RA6
- 92: AN23/CN23/RA7
- 93: PWM1L/FLT8/RE0
- 94: PWM1H/RE1
- 95: SYNC01/FLT23/RG14
- 96: PWM9L/RG12
- 97: PWM9H/RG13
- 98: PWM2L/RE2
- 99: PWM2H/RE3
- 100: PWM3L/RE4

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	Description
AN0-AN23	I	Analog	Analog input channels.
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1 OSC2	I I/O	ST/CMOS —	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO	I O	ST/CMOS —	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN23	I	ST	Change Notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX C1TX	I O	ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin.
IC1-IC4	I	ST	Capture Inputs 1 through 4.
INDX1, INDX2, AINDX1 QEA1, QEA2, AQEA1 QEB1, QEB2, AQEB1 UPDN1	I I I O	ST ST ST CMOS	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode. Position Up/Down Counter Direction State.
OCFA OC1-OC4	I O	ST —	Compare Fault A input. Compare Outputs 1 through 4.
INT0 INT1 INT2 INT3 INT4	I I I I I	ST ST ST ST ST	External Interrupt 0. External Interrupt 1. External Interrupt 2. External Interrupt 3. External Interrupt 4.
RA0-RA15	I/O	ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC0-RC15	I/O	ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF13	I/O	ST	PORTF is a bidirectional I/O port.
RG0-RG15	I/O	ST	PORTG is a bidirectional I/O port.
T1CK T2CK T3CK T4CK T5CK	I I I I I	ST ST ST ST ST	Timer1 external clock input. Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.

Legend: CMOS = CMOS compatible input or output Analog = Analog input I = Input
ST = Schmitt Trigger input with CMOS levels P = Power O = Output
TTL = Transistor-Transistor Logic

TABLE 4-22: HIGH-SPEED PWM GENERATOR 6 REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
PWMCON6	04C0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	—	MTBS	CAM	XPRES	IUE	0000	
IOCON6	04C2	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000	
FCLCON6	04C4	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000	
PDC6	04C6	PDC6<15:0>																0000	
PHASE6	04C8	PHASE6<15:0>																0000	
DTR6	04CA	—	—	DTR6<13:0>														0000	
ALTDTR6	04CA	—	—	ALTDTR6<13:0>														0000	
SDC6	04CE	SDC6<15:0>																0000	
SPHASE6	04D0	SPHASE6<15:0>																0000	
TRIG6	04D2	TRGCMP<12:0>													—	—	—	0000	
TRGCON6	04D4	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	—	—	—	—	DTM	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000	
STRIG6	04D6	STRGCMP<12:0>													—	—	—	0000	
PWMCAP6	04D8	PWMCAP<12:0>													—	—	—	0000	
LEBCON6	04DA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000	
LEBDLY6	04DC	—	—	—	—	LEB<8:0>										—	—	—	0000
AUXCON6	04DE	HRPDIS	HRDDIS	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	—	—	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLN	0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: HIGH-SPEED PWM GENERATOR 8 REGISTER MAP (EXCLUDES dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES)

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
PWMCON8	0500	FLTSTAT	CLSTAT	TRGSTAT	FLTIEEN	CLIEEN	TRGIEEN	ITB	MDCS	DTC1	DTC0	DTCP	—	MTBS	CAM	XPRES	IUE	0000	
IOCON8	0502	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000	
FCLCON8	0504	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000	
PDC8	0506	PDC8<15:0>																0000	
PHASE8	0508	PHASE8<15:0>																0000	
DTR8	050A	—	—	DTR8<13:0>														0000	
ALTDTR8	050A	—	—	ALTDTR8<13:0>														0000	
SDC8	050E	SDC8<15:0>																0000	
SPHASE8	0510	SPHASE8<15:0>																0000	
TRIG8	0512	TRGCMP<12:0>													—	—	—	0000	
TRGCON8	0514	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	—	—	—	—	DTM	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000	
STRIG8	0516	STRGCMP<12:0>													—	—	—	0000	
PWMCAP8	0518	PWMCAP<12:0>													—	—	—	0000	
LEBCON8	051A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000	
LEBDLY8	051C	—	—	—	—	LEB<8:0>										—	—	—	0000
AUXCON8	051E	HRPDIS	HRDDIS	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	—	—	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: UART1 REGISTER MAP

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	—	—	—	—	—	—	—	UART1 Transmit Register									xxxx
U1RXREG	0226	—	—	—	—	—	—	—	UART1 Receive Register									0000
U1BRG	0228	Baud Rate Generator Prescaler																0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: UART2 REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	—	—	—	—	—	—	—	UART2 Transmit Register									xxxx
U2RXREG	0236	—	—	—	—	—	—	—	UART2 Receive Register									0000
U2BRG	0238	Baud Rate Generator Prescaler																0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

6.0 RESETS

Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “Reset” (DS70192) in the “dsPIC33/PIC24 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, $\overline{\text{SYSRST}}$. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the $\overline{\text{SYSRST}}$ signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or **Section 3.0 “CPU”** of this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

REGISTER 7-36: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	QEI2IP2	QEI2IP1	QEI2IP0	—	—	—	—
bit 15				bit 8			

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	PSESMIP2	PSESMIP1	PSESMIP0	—	—	—	—
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **QEI2IP<2:0>:** QEI2 Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority interrupt)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled

bit 11-7 **Unimplemented:** Read as '0'

bit 6-4 **PSESMIP<2:0>:** PWM Special Event Secondary Match Interrupt Priority bits
 111 = Interrupt is Priority 7 (highest priority interrupt)
 •
 •
 •
 001 = Interrupt is Priority 1
 000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

The DMA Controller features four identical data transfer channels. Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs or from peripheral SFRs to buffers in DMA RAM.

The DMA Controller supports the following features:

- Word or byte-sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing – In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers – Terminating a DMA transfer after one block transfer
- Continuous Block Transfers – Reloading the DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode – Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.


8.1 DMAC Registers

Each DMAC Channel x ($x = 0, 1, 2$ or 3) contains the following registers:

- A 16-Bit DMA Channel Control Register (DMAxCON)
- A 16-Bit DMA Channel IRQ Select Register (DMAxREQ)
- A 16-Bit DMA RAM Primary Start Address Offset Register (DMAxSTA)
- A 16-Bit DMA RAM Secondary Start Address Offset Register (DMAxSTB)
- A 16-Bit DMA Peripheral Address Register (DMAxPAD)
- A 10-Bit DMA Transfer Count Register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS



REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<9:8> ⁽²⁾	
bit 15							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNT<7:0> ⁽²⁾							
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-10 **Unimplemented:** Read as '0'

bit 9-0 **CNT<9:0>:** DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL x REGISTER (CONTINUED)

bit 9	CLPOL: Current-Limit Polarity for PWM Generator # bit ⁽¹⁾ 1 = The selected current-limit source is active-low 0 = The selected current-limit source is active-high
bit 8	CLMOD: Current-Limit Mode Enable for PWM Generator # bit 1 = Current-Limit mode is enabled 0 = Current-Limit mode is disabled
bit 7-3	FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits ^(2,3) 11111 = Reserved 11110 = Fault 23 11101 = Fault 22 11100 = Fault 21 11011 = Fault 20 11010 = Fault 19 11001 = Fault 18 11000 = Fault 17 10111 = Fault 16 10110 = Fault 15 10101 = Fault 14 10100 = Fault 13 10011 = Fault 12 10010 = Fault 11 10001 = Fault 10 10000 = Fault 9 01111 = Fault 8 01110 = Fault 7 01101 = Fault 6 01100 = Fault 5 01011 = Fault 4 01010 = Fault 3 01001 = Fault 2 01000 = Fault 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Analog Comparator 4 00010 = Analog Comparator 3 00001 = Analog Comparator 2 00000 = Analog Comparator 1
bit 2	FLTPOL: Fault Polarity for PWM Generator # bit ⁽¹⁾ 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWM Generator # bits 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle) 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)

Note 1: These bits should be changed only when PTEN (PTCON<15>) = 0.

2: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER


R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:	HC = Hardware Clearable bit						
R = Readable bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

- bit 15 **I2CEN:** I2Cx Enable bit
1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins
0 = Disables the I2Cx module; all I²C pins are controlled by port functions
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **I2CSIDL:** I2Cx Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
- bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave)
1 = Releases SCLx clock
0 = Holds SCLx clock low (clock stretch)
If STREN = 1:
Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at beginning of slave transmission. Hardware is clear at end of slave reception.
If STREN = 0:
Bit is R/S (i.e., software can only write '1' to release clock). Hardware is clear at beginning of slave transmission.
- bit 11 **IPMIEN:** Intelligent Peripheral Management Interface (IPMI) Enable bit
1 = IPMI mode is enabled; all addresses are Acknowledged
0 = IPMI mode is disabled
- bit 10 **A10M:** 10-Bit Slave Address bit
1 = I2CxADD is a 10-bit slave address
0 = I2CxADD is a 7-bit slave address
- bit 9 **DISSLW:** Disable Slew Rate Control bit
1 = Slew rate control is disabled
0 = Slew rate control is enabled
- bit 8 **SMEN:** SMBus Input Levels bit
1 = Enables I/O pin thresholds compliant with SMBus specification
0 = Disables SMBus input thresholds
- bit 7 **GCEN:** General Call Enable bit (when operating as I²C™ slave)
1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
0 = General call address is disabled
- bit 6 **STREN:** SCLx Clock Stretch Enable bit (when operating as I²C slave)
Used in conjunction with the SCLREL bit.
1 = Enables software or receives clock stretching
0 = Disables software or receives clock stretching

FIGURE 22-3: ADC BLOCK DIAGRAM FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES WITH TWO SARs



REGISTER 22-11: ADCPC5: ADC CONVERT PAIR CONTROL REGISTER 5 (CONTINUED)

- bit 12-8 **TRGSRC11<4:0>**: Trigger 11 Source Selection bits
Selects trigger source for conversion of analog channels AN23 and AN22.
11111 = Timer2 period match
11110 = PWM Generator 8 current-limit ADC trigger
11101 = PWM Generator 7 current-limit ADC trigger
11100 = PWM Generator 6 current-limit ADC trigger
11011 = PWM Generator 5 current-limit ADC trigger
11010 = PWM Generator 4 current-limit ADC trigger
11001 = PWM Generator 3 current-limit ADC trigger
11000 = PWM Generator 2 current-limit ADC trigger
10111 = PWM Generator 1 current-limit ADC trigger
10110 = PWM Generator 9 secondary trigger selected
10101 = PWM Generator 8 secondary trigger selected
10100 = PWM Generator 7 secondary trigger selected
10011 = PWM Generator 6 secondary trigger selected
10010 = PWM Generator 5 secondary trigger selected
10001 = PWM Generator 4 secondary trigger selected
10000 = PWM Generator 3 secondary trigger selected
01111 = PWM Generator 2 secondary trigger selected
01110 = PWM Generator 1 secondary trigger selected
01101 = PWM secondary Special Event Trigger selected
01100 = Timer1 period match
01011 = PWM Generator 8 primary trigger selected
01010 = PWM Generator 7 primary trigger selected
01001 = PWM Generator 6 primary trigger selected
01000 = PWM Generator 5 primary trigger selected
00111 = PWM Generator 4 primary trigger selected
00110 = PWM Generator 3 primary trigger selected
00101 = PWM Generator 2 primary trigger selected
00100 = PWM Generator 1 primary trigger selected
00011 = PWM Special Event Trigger selected
00010 = Global software trigger selected
00001 = Individual software trigger selected
00000 = No conversion is enabled
- bit 7 **IRQEN10**: Interrupt Request Enable 10 bit
1 = Enables IRQ generation when requested conversion of Channels AN21 and AN20 is completed
0 = IRQ is not generated
- bit 6 **PEND10**: Pending Conversion Status 10 bit
1 = Conversion of Channels AN21 and AN20 is pending; set when selected trigger is asserted
0 = Conversion is complete
- bit 5 **SWTRG10**: Software Trigger 10 bit
1 = Starts conversion of AN21 and AN20 (if selected by the TRGSRCx<4:0> bits)⁽¹⁾
 This bit is automatically cleared by hardware when the PEND10 bit is set.
0 = Conversion has not started

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic	Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC f, WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC ws, wd	wd = Rotate Right (No Carry) ws	1	1	N,Z
67	SAC	SAC Acc, #Slit4, wdo	Store Accumulator	1	1	None
		SAC.R Acc, #Slit4, wdo	Store Rounded Accumulator	1	1	None
68	SE	SE ws, wnd	wnd = Sign-Extended ws	1	1	C,N,Z
69	SETM	SETM f	f = 0xFFFF	1	1	None
		SETM WREG	WREG = 0xFFFF	1	1	None
		SETM ws	ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC Acc, wn	Arithmetic Shift Accumulator by (wn)	1	1	OA,OB,OAB,SA,SB,SAB
		SFTAC Acc, #Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB,SA,SB,SAB
71	SL	SL f	f = Left Shift f	1	1	C,N,OV,Z
		SL f, WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL ws, wd	wd = Left Shift ws	1	1	C,N,OV,Z
		SL wb, wns, wnd	wnd = Left Shift wb by wns	1	1	N,Z
		SL wb, #lit5, wnd	wnd = Left Shift wb by lit5	1	1	N,Z
72	SUB	SUB Acc	Subtract Accumulators	1	1	OA,OB,OAB,SA,SB,SAB
		SUB f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB f, WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z
		SUB #lit10, wn	wn = wn - lit10	1	1	C,DC,N,OV,Z
		SUB wb, ws, wd	wd = wb - ws	1	1	C,DC,N,OV,Z
		SUB wb, #lit5, wd	wd = wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB f	f = f - WREG - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBB f, WREG	WREG = f - WREG - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBB #lit10, wn	wn = wn - lit10 - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBB wb, ws, wd	wd = wb - ws - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBB wb, #lit5, wd	wd = wb - lit5 - ($\bar{C}$)	1	1	C,DC,N,OV,Z
74	SUBR	SUBR f	f = WREG - f	1	1	C,DC,N,OV,Z
		SUBR f, WREG	WREG = WREG - f	1	1	C,DC,N,OV,Z
		SUBR wb, ws, wd	wd = ws - wb	1	1	C,DC,N,OV,Z
		SUBR wb, #lit5, wd	wd = lit5 - wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR f	f = WREG - f - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBBR f, WREG	WREG = WREG - f - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBBR wb, ws, wd	wd = ws - wb - ($\bar{C}$)	1	1	C,DC,N,OV,Z
		SUBBR wb, #lit5, wd	wd = lit5 - wb - ($\bar{C}$)	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b wn	wn = Nibble Swap wn	1	1	None
		SWAP wn	wn = Byte Swap wn	1	1	None
77	TBLRDH	TBLRDH ws, wd	Read Prog<23:16> to wd<7:0>	1	2	None
78	TBLRDL	TBLRDL ws, wd	Read Prog<15:0> to wd	1	2	None
79	TBLWTH	TBLWTH ws, wd	Write ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL ws, wd	Write ws to Prog<15:0>	1	2	None
81	ULNK	ULNK	Unlink Frame Pointer	1	1	None
82	XOR	XOR f	f = f .XOR. WREG	1	1	N,Z
		XOR f, WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR #lit10, wn	wd = lit10 .XOR. wd	1	1	N,Z
		XOR wb, ws, wd	wd = wb .XOR. ws	1	1	N,Z
		XOR wb, #lit5, wd	wd = wb .XOR. lit5	1	1	N,Z
83	ZE	ZE ws, wnd	wnd = Zero-Extend ws	1	1	C,Z,N

26.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers (MCU) and dsPIC® digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM™ Assembler
 - MPLINK™ Object Linker/
MPLIB™ Object Librarian
 - MPLAB Assembler/Linker/Librarian for
Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICKit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards,
Evaluation Kits and Starter Kits
- Third-party development tools

26.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows®, Linux and Mac OS® X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window

Project-Based Workspaces:

- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:

- Local file history feature
- Built-in support for Bugzilla issue tracker

TABLE 27-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended		
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions	
Power-Down Current (IPD) ^(2,4)					
DC60d	50	500	μA	-40°C	3.3V Base Power-Down Current
DC60a	50	500	μA	+25°C	
DC60b	200	500	μA	+85°C	
DC60c	600	1000	μA	+125°C	
DC61d	8	13	μA	-40°C	3.3V Watchdog Timer Current: ΔI _{WDT} ⁽³⁾
DC61a	10	15	μA	+25°C	
DC61b	12	20	μA	+85°C	
DC61c	13	25	μA	+125°C	

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (all PMDx bits are all '1's)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- JTAG disabled

3: The Δ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 27-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Program Flash Memory							
D130	EP	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C
D131	VPR	VDD for Read	V _{MIN}	—	3.6	V	V _{MIN} = Minimum operating voltage
D132B	VPEW	VDD for Self-Timed Write	V _{MIN}	—	3.6	V	V _{MIN} = Minimum operating voltage
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming	—	10	—	mA	
D136a	TRW	Row Write Time	1.488	—	1.518	ms	TRW = 11064 FRC cycles, TA = +85°C (See Note 2)
D136b	TRW	Row Write Time	1.473	—	1.533	ms	TRW = 11064 FRC cycles, TA = +125°C (See Note 2)
D137a	TPE	Page Erase Time	22.7	—	23.1	ms	TPE = 168517 FRC cycles, TA = +85°C (See Note 2)
D137b	TPE	Page Erase Time	22.4	—	23.3	ms	TPE = 168517 FRC cycles, TA = +125°C (See Note 2)
D138a	TWW	Word Write Cycle Time	47.7	—	48.7	μs	TWW = 355 FRC cycles, TA = +85°C (See Note 2)
D138b	TWW	Word Write Cycle Time	47.3	—	49.2	μs	TWW = 355 FRC cycles, TA = +125°C (See Note 2)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- Note 2:** Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min.), TUN<5:0> = b'100000 (for Max.). This parameter depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the minimum and maximum time, see Section 5.3 "Programming Operations".

TABLE 27-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS


Operating Conditions: -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended							
Param No.	Symbol	Characteristics	Min	Typ	Max	Units	Comments
—	CEFC	External Filter Capacitor Value ⁽¹⁾	22	—	—	μF	Capacitor must be low series resistance (< 0.5 Ohms)

Note 1: Typical VCAP voltage = 2.5 volts when VDD ≥ VDDMIN.

TABLE 27-44: DAC OUTPUT BUFFER SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Comments
DA10	RLOAD	Resistive Output Load Impedance	3K	—	—	Ω	
DA11	CLOAD	Output Load Capacitance	—	20	35	pF	
DA12	IOUT	Output Current Drive Strength	200	300	400	μA	Sink and source
DA13	VRANGE	Full Output Drive Strength Voltage Range	$\text{AVSS} + 250 \text{ mV}$	—	$\text{AVDD} - 900 \text{ mV}$	V	
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of $50 \mu\text{A}$	$\text{AVSS} + 50 \text{ mV}$	—	$\text{AVDD} - 500 \text{ mV}$	V	
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	—	—	$1.3 \times \text{IOUT}$	μA	Module will always consume this current even if no load is connected to the output
DA16	ROUTON	Output Impedance when Module is Enabled	—	500	—	Ω	

FIGURE 27-24: QEA/QEB INPUT CHARACTERISTICS



28.1 DC Characteristics

TABLE 28-1: OPERATING MIPS vs. VOLTAGE

Characteristic	VDD Range (in Volts)	Temp Range (in °C)	Max MIPS
			dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610
—	3.0-3.6V ⁽¹⁾	-40°C to +85°C	50

Note 1: Overall functional device operation at $V_{BORMIN} < V_{DD} < V_{DDMIN}$ is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below V_{DDMIN} . See Parameter BO10 in Table 27-11 for the BOR values.

TABLE 28-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial			
Parameter No.	Typical	Max	Units	Conditions		
Operating Current (I _{DD}) ⁽¹⁾						
MDC29d	85	100	mA	-40°C	3.3V	50 MIPS
MDC29a	85	100	mA	+25°C		
MDC29b	85	100	mA	+85°C		

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLK0 is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to VSS
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG is disabled

TRGCONx (PWM Trigger Control x).....	249	SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0)	404
TRIGx (PWM Primary Trigger x Compare Value).....	251	SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0)	402
TxCON (Timerx Control, x = 2, 4)	222	SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0)	398
TyCON (Timery Control, y = 3, 5)	223	SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0)	400
UxMODE (UARTx Mode).....	280	System Reset	119
UxSTA (UARTx Status and Control).....	282	Timer1/2/3 External Clock	389
Resets	115	TimerQ (QEI Module) External Clock Characteristics	415
Brown-out Reset (BOR)	115	Timing Requirements	
Illegal Condition Reset (IOPUWR)	115	10-Bit, High-Speed ADC	411
Illegal Opcode	115, 121	Auxiliary PLL Clock Specifications.....	384
Master Clear Pin Reset (MCLR)	115	Capacitive Loading on Output Pins	382
Power-on Reset (POR)	115	DMA Read/Write.....	416
Security	121	ECAN I/O	416
Security Reset.....	115	External Clock.....	383
Software RESET Instruction (SWR)	115	High-Speed PWMx	393
Trap Conflict Reset (TRAPR).....	115	I/O	386
Uninitialized W Register	115, 121	I2Cx Bus Data (Master Mode)	407
Watchdog Timer Reset (WDTO).....	115	I2Cx Bus Data (Slave Mode)	409
Revision History	442	Input Capture x (ICx)	391
S		Output Compare x (OCx).....	391
Serial Peripheral Interface (SPI)	265	PLL Clock Specifications	384
Software RESET Instruction (SWR).....	121	QEI External Clock	415
Software Stack Pointer, Frame Pointer CALL Stack Frame.....	99	QEI Index Pulse.....	415
Special Features of the CPU.....	349	Quadrature Decoder	414
T		Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset	388
Thermal Operating Conditions	370	Simple OCx/PWMx Mode	392
Thermal Packaging Characteristics	370	SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1)	397
Timer1	217	SPIx Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1)	396
Mode Settings	217	SPIx Master Mode (Half-Duplex, Transmit Only)	395
Timer2/3/4/5	219	SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0)	405
16-Bit Operation	220	SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0)	403
32-Bit Operation	220	SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0)	399
32-Bit Timer	220	SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0)	401
Mode Settings	220	Timer1 External Clock	389
Timing Diagrams		Timer2/4 External Clock	390
Analog-to-Digital Conversion per Input	411	Timer3/5 External Clock	390
Brown-out Situations	120	Timing Requirements (50 MIPS) External Clock.....	421
ECAN I/O	416	Timing Specifications	
External Clock	383	Comparator Module	412
High-Speed PWMx Characteristics	393	DAC Module	412
High-Speed PWMx Fault Characteristics.....	393	DAC Output Buffer.....	413
I/O Characteristics	386	Trap Conflict Reset (TRAPR)	121
I2Cx Bus Data (Master Mode)	406		
I2Cx Bus Data (Slave Mode)	408		
I2Cx Bus Start/Stop Bits (Master Mode)	406		
I2Cx Bus Start/Stop Bits (Slave Mode)	408		
Input Capture x (ICx) Characteristics	391		
OCx/PWMx Characteristics	392		
Output Compare x (OCx) Characteristics	391		
Output Compare x Operation.....	228		
QEA/QEB Input Characteristics	413		
QEI Module Index Pulse	414		
Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer	387		
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1).....	397		
SPIx Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1).....	396		
SPIx Master Mode (Half-Duplex, Transmit Only, CKE = 0)	394		
SPIx Master Mode (Half-Duplex, Transmit Only, CKE = 1)	394		