



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs406t-i-pt</a>

**TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS606 DEVICES (CONTINUED)**

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	—	—	—	—	—	—	—	—	—	ADCP12IP2	ADCP12IP1	ADCP12IP0	—	—	—	—	0040
IPC23	00D2	—	PWM2IP2	PWM2IP1	PWM2IP0	—	PWM1IP2	PWM1IP1	PWM1IP0	—	—	—	—	—	—	—	—	4400
IPC24	00D4	—	PWM6IP2	PWM6IP1	PWM6IP0	—	PWM5IP2	PWM5IP1	PWM5IP0	—	PWM4IP2	PWM4IP1	PWM4IP0	—	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC25	00D6	—	AC2IP2	AC2IP1	AC2IP0	—	PWM9IP2	PWM9IP1	PWM9IP0	—	PWM8IP2	PWM8IP1	PWM8IP0	—	PWM7IP2	PWM7IP1	PWM7IP0	4000
IPC26	00D8	—	—	—	—	—	—	—	—	—	AC4IP2	AC4IP1	AC4IP0	—	AC3IP2	AC3IP1	AC3IP0	0044
IPC27	00DA	—	ADCP1IP2	ADCP1IP1	ADCP1IP0	—	ADCP0IP2	ADCP0IP1	ADCP0IP0	—	—	—	—	—	—	—	—	4400
IPC28	00DC	—	ADCP5IP2	ADCP5IP1	ADCP5IP0	—	ADCP4IP2	ADCP4IP1	ADCP4IP0	—	ADCP3IP2	ADCP3IP1	ADCP3IP0	—	ADCP2IP2	ADCP2IP1	ADCP2IP0	4444
IPC29	00DE	—	—	—	—	—	—	—	—	—	ADCP7IP2	ADCP7IP1	ADCP7IP0	—	ADCP6IP2	ADCP6IP1	ADCP6IP0	0004
INTTREG	00E0	—	—	—	—	ILR3	ILR2	ILR1	ILR0	—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES (CONTINUED)**

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC24	00D4	—	PWM6IP2	PWM6IP1	PWM6IP0	—	PWM5IP2	PWM5IP1	PWM5IP0	—	PWM4IP2	PWM4IP1	PWM4IP0	—	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC27	00DA	—	ADCP1IP2	ADCP1IP1	ADCP1IP0	—	ADCP0IP2	ADCP0IP1	ADCP0IP0	—	—	—	—	—	—	—	—	4400
IPC28	00DC	—	ADCP5IP2	ADCP5IP1	ADCP5IP0	—	ADCP4IP2	ADCP4IP1	ADCP4IP0	—	ADCP3IP2	ADCP3IP1	ADCP3IP0	—	ADCP2IP2	ADCP2IP1	ADCP2IP0	4444
IPC29	00DE	—	—	—	—	—	—	—	—	—	ADCP7IP2	ADCP7IP1	ADCP7IP0	—	ADCP6IP2	ADCP6IP1	ADCP6IP0	0004
INTTREG	00E0	—	—	—	—	ILR3	ILR2	ILR1	ILR0	—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-13: OUTPUT COMPARE REGISTER MAP**

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
OC1RS	0180	Output Compare 1 Secondary Register																	xxxx
OC1R	0182	Output Compare 1 Register																	xxxx
OC1CON	0184	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000	
OC2RS	0186	Output Compare 2 Secondary Register																	xxxx
OC2R	0188	Output Compare 2 Register																	xxxx
OC2CON	018A	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000	
OC3RS	018C	Output Compare 3 Secondary Register																	xxxx
OC3R	018E	Output Compare 3 Register																	xxxx
OC3CON	0190	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000	
OC4RS	0192	Output Compare 4 Secondary Register																	xxxx
OC4R	0194	Output Compare 4 Register																	xxxx
OC4CON	0196	—	—	OCSIDL	—	—	—	—	—	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000	

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-14: QE1 REGISTER MAP**

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QE1CON	01E0	CNTERR	—	QEISIDL	INDX	UPDN	QEIM2	QEIM1	QEIM0	SWPAB	PCDOUT	TQGATE	TQCKPS1	TQCKPS0	POSRES	TQCS	UPDN_SRC	0000
DFLT1CON	01E2	—	—	—	—	—	IMV1	IMV0	CEID	QEOUT	QECK2	QECK1	QECK0	—	—	—	—	0000
POS1CNT	01E4	Position Counter<15:0>																0000
MAX1CNT	01E6	Maximum Count<15:0>																FFFF

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-15: QE2 REGISTER MAP**

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QE2CON	01F0	CNTERR	—	QEISIDL	INDX	UPDN	QEIM2	QEIM1	QEIM0	SWPAB	PCDOUT	TQGATE	TQCKPS1	TQCKPS0	POSRES	TQCS	UPDN_SRC	0000
DFLT2CON	01F2	—	—	—	—	—	IMV1	IMV0	CEID	QEOUT	QECK2	QECK1	QECK0	—	—	—	—	0000
POS2CNT	01F4	Position Counter<15:0>																0000
MAX2CNT	01F6	Maximum Count<15:0>																FFFF

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## 5.2 RTSP Operation

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 27-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the Table Write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

## 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 27-12).

### EQUATION 5-1: PROGRAMMING TIME

$$T = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (\text{FRC Accuracy})\% \times (\text{FRC Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be ±2%. If the TUN<5:0> bits (see Register 9-4) are set to 1000000, the minimum row write time is equal to Equation 5-2.

### EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.02) \times (1 - 0.000938)} = 1.473 \text{ ms}$$

The maximum row write time is equal to Equation 5-3.

### EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.02) \times (1 - 0.000938)} = 1.533 \text{ ms}$$

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

## 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 “Programming Operations”** for further details.

## 6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 27.0 “Electrical Characteristics”** for details.

The Power-on Reset (POR) status bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

## 6.3 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low ( $VDD < V_{BOR}$ ) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the

VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.


The Brown-out Reset (BOR) status bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides a Power-up Time Delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The Power-up Timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the FPOR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 24.0 “Special Features”** for further details.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point

**FIGURE 6-3: BROWN-OUT SITUATIONS**



**TABLE 7-1: INTERRUPT VECTORS (CONTINUED)**

Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source
63-64	55-56	0x000082-0x000084	0x000182-0x000184	Reserved
65	57	0x000086	0x000186	PWM PSEM Special Event Match
66	58	0x000088	0x000188	QE11 – Position Counter Compare
67-72	59-64	0x00008A-0x000094	0x00018A-0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error Interrupt
74	66	0x000098	0x000198	U2E – UART2 Error Interrupt
75-77	67-69	0x00009A-0x00009E	0x00019A-0x00019E	Reserved
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	Reserved
80	72	0x0000A4	0x0001A4	Reserved
81	73	0x0000A6	0x0001A6	PWM Secondary Special Event Match
82	74	0x0000A8	0x0001A8	Reserved
83	75	0x0000AA	0x0001AA	QE12 – Position Counter Compare
84-88	76-80	0x0000AC-0x0000B4	0x0001AC-0x0001B4	Reserved
89	81	0x0000B6	0x0001B6	ADC Pair 8 Conversion Done
90	82	0x0000B8	0x0001B8	ADC Pair 9 Conversion Done
91	83	0x0000BA	0x0001BA	ADC Pair 10 Conversion Done
92	84	0x0000BC	0x0001BC	ADC Pair 11 Conversion Done
93	85	0x0000BE	0x0001BE	ADC Pair 12 Conversion Done
94-101	86-93	0x0000C0-0x0000CE	0x0001C0-0x0001CE	Reserved
102	94	0x0000D0	0x0001D0	PWM1 – PWM1 Interrupt
103	95	0x0000D2	0x0001D2	PWM2 – PWM2 Interrupt
104	96	0x0000D4	0x0001D4	PWM3 – PWM3 Interrupt
105	97	0x0000D6	0x0001D6	PWM4 – PWM4 Interrupt
106	98	0x0000D8	0x0001D8	PWM5 – PWM5 Interrupt
107	99	0x0000DA	0x0001DA	PWM6 – PWM6 Interrupt
108	100	0x0000DC	0x0001DC	PWM7 – PWM7 Interrupt
109	101	0x0000DE	0x0001DE	PWM8 – PWM8 Interrupt
110	102	0x0000E0	0x0001E0	PWM9 – PWM9 Interrupt
111	103	0x0000E2	0x0001E2	CMP2 – Analog Comparator 2
112	104	0x0000E4	0x0001E4	CMP3 – Analog Comparator 3
113	105	0x0000E6	0x0001E6	CMP4 – Analog Comparator 4
114-117	106-109	0x0000E8-0x0000EE	0x0001E8-0x0001EE	Reserved
118	110	0x0000F0	0x0001F0	ADC Pair 0 Convert Done
119	111	0x0000F2	0x0001F2	ADC Pair 1 Convert Done
120	112	0x0000F4	0x0001F4	ADC Pair 2 Convert Done
121	113	0x0000F6	0x0001F6	ADC Pair 3 Convert Done
122	114	0x0000F8	0x0001F8	ADC Pair 4 Convert Done
123	115	0x0000FA	0x0001FA	ADC Pair 5 Convert Done
124	116	0x0000FC	0x0001FC	ADC Pair 6 Convert Done
125	117	0x0000FE	0x0001FE	ADC Pair 7 Convert Done
Lowest Natural Order Priority				

## REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 12 **U2TXIF:** UART2 Transmitter Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 11 **U2RXIF:** UART2 Receiver Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 13 **INT2IF:** External Interrupt 2 Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 12 **T5IF:** Timer5 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 11 **T4IF:** Timer4 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 10 **OC4IF:** Output Compare Channel 4 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 9 **OC3IF:** Output Compare Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 8 **DMA2IF:** DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 7-5 **Unimplemented:** Read as '0'

bit 4 **INT1IF:** External Interrupt 1 Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 3 **CNIF:** Input Change Notification Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 2 **AC1IF:** Analog Comparator 1 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred



## REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	IC4IF	IC3IF	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6 **IC4IF:** Input Capture Channel 4 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 5 **IC3IF:** Input Capture Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 4 **DMA3IF:** DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 3 **C1IF:** ECAN1 Event Interrupt Flag Status bit<sup>(1)</sup>

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 2 **C1RXIF:** ECAN1 External Event Interrupt Flag Status bit<sup>(1)</sup>

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 1 **SPI2IF:** SPI2 Event Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 0 **SPI2EIF:** SPI2 Error Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

**Note 1:** Interrupts are disabled on devices without ECAN™ modules.

NOTES:

## REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **TON:** Timer1 On bit  
1 = Starts 16-bit Timer1  
0 = Stops 16-bit Timer1
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **TSIDL:** Timer1 Stop in Idle Mode bit  
1 = Discontinues module operation when device enters Idle mode  
0 = Continues module operation in Idle mode
- bit 12-7    **Unimplemented:** Read as '0'
- bit 6      **TGATE:** Timer1 Gated Time Accumulation Enable bit  
When TCS = 1:  
This bit is ignored.  
When TCS = 0:  
1 = Gated time accumulation is enabled  
0 = Gated time accumulation is disabled
- bit 5-4    **TCKPS<1:0>:** Timer1 Input Clock Prescale Select bits  
11 = 1:256  
10 = 1:64  
01 = 1:8  
00 = 1:1
- bit 3      **Unimplemented:** Read as '0'
- bit 2      **TSYNC:** Timer1 External Clock Input Synchronization Select bit  
When TCS = 1:  
1 = Synchronizes external clock input  
0 = Does not synchronize external clock input  
When TCS = 0:  
This bit is ignored.
- bit 1      **TCS:** Timer1 Clock Source Select bit  
1 = External clock from T1CK pin (on the rising edge)  
0 = Internal clock (Fcy)
- bit 0      **Unimplemented:** Read as '0'

**REGISTER 16-11: PWMCONx: PWM CONTROL x REGISTER**

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT <sup>(1)</sup>	CLSTAT <sup>(1)</sup>	TRGSTAT	FLTIEEN	CLIEEN	TRGIEEN	ITB <sup>(3)</sup>	MDCS <sup>(3)</sup>
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP <sup>(4)</sup>	—	MTBS	CAM <sup>(2,3,5)</sup>	XPRES <sup>(6)</sup>	IUE
bit 7							bit 0

<b>Legend:</b>	HC = Hardware Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

- bit 15      **FLTSTAT:** Fault Interrupt Status bit<sup>(1)</sup>  
1 = Fault interrupt is pending  
0 = No Fault interrupt is pending  
This bit is cleared by setting FLTIEEN = 0.
- bit 14      **CLSTAT:** Current-Limit Interrupt Status bit<sup>(1)</sup>  
1 = Current-limit interrupt is pending  
0 = No current-limit interrupt is pending  
This bit is cleared by setting CLIEEN = 0.
- bit 13      **TRGSTAT:** Trigger Interrupt Status bit  
1 = Trigger interrupt is pending  
0 = No trigger interrupt is pending  
This bit is cleared by setting TRGIEEN = 0.
- bit 12      **FLTIEEN:** Fault Interrupt Enable bit  
1 = Fault interrupt is enabled  
0 = Fault interrupt is disabled and FLTSTAT bit is cleared
- bit 11      **CLIEEN:** Current-Limit Interrupt Enable bit  
1 = Current-limit interrupt is enabled  
0 = Current-limit interrupt is disabled and CLSTAT bit is cleared
- bit 10      **TRGIEEN:** Trigger Interrupt Enable bit  
1 = A trigger event generates an interrupt request  
0 = Trigger event interrupts are disabled and TRGSTAT bit is cleared
- bit 9      **ITB:** Independent Time Base Mode bit<sup>(3)</sup>  
1 = PHASEx/SPHASEx registers provide time base period for this PWM generator  
0 = PTPER register provides timing for this PWM generator
- bit 8      **MDCS:** Master Duty Cycle Register Select bit<sup>(3)</sup>  
1 = MDC register provides duty cycle information for this PWM generator  
0 = PDCx and SDCx registers provide duty cycle information for this PWM generator

- Note 1:** Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
- 2:** The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- 3:** These bits should not be changed after the PWM is enabled by setting PTEN (PTCON<15>) = 1.
- 4:** For DTCP to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.
- 5:** Center-Aligned mode ignores the Least Significant 3 bits of the Duty Cycle, Phase and Dead-Time registers. The highest Center-Aligned mode resolution available is 8.32 ns with the clock prescaler set to the fastest clock.
- 6:** Configure CLMOD (FCLCONX<8>) = 0 and ITB (PWMCONx<9>) = 1 to operate in External Period Reset mode.

**REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1**

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>
bit 15							
							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SS <sub>EN</sub> <sup>(3)</sup>	CKP	MSTEN	SPRE <sub>2</sub> <sup>(2)</sup>	SPRE <sub>1</sub> <sup>(2)</sup>	SPRE <sub>0</sub> <sup>(2)</sup>	PPRE <sub>1</sub> <sup>(2)</sup>	PPRE <sub>0</sub> <sup>(2)</sup>
bit 7							
							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12 **DISSCK:** Disable SCKx Pin bit (SPI Master modes only)

1 = Internal SPI clock is disabled; pin functions as I/O

0 = Internal SPI clock is enabled

bit 11 **DISSDO:** Disable SDOx Pin bit

1 = SDOx pin is not used by module; pin functions as I/O

0 = SDOx pin is controlled by the module

bit 10 **MODE16:** Word/Byte Communication Select bit

1 = Communication is word-wide (16 bits)

0 = Communication is byte-wide (8 bits)

bit 9 **SMP:** SPIx Data Input Sample Phase bit

Master mode:

1 = Input data is sampled at the end of data output time

0 = Input data is sampled at the middle of data output time

Slave mode:

SMP must be cleared when SPIx is used in Slave mode.

bit 8 **CKE:** SPIx Clock Edge Select bit<sup>(1)</sup>

1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)

0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)

bit 7 **SS<sub>EN</sub>:** Slave Select Enable bit (Slave mode)<sup>(3)</sup>

1 = SSx pin is used for Slave mode

0 = SSx pin is not used by module; pin is controlled by port function

bit 6 **CKP:** Clock Polarity Select bit

1 = Idle state for clock is a high level; active state is a low level

0 = Idle state for clock is a low level; active state is a high level

bit 5 **MSTEN:** Master Mode Enable bit

1 = Master mode

0 = Slave mode

**Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).


**2:** Do not set both primary and secondary prescalers to a value of 1:1.

**3:** This bit must be cleared when FRMEN = 1.

### REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER (CONTINUED)

- |       |   |
|-------|---|
| bit 1 | <b>RBIF:</b> RX Buffer Interrupt Flag bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred |
| bit 0 | <b>TBIF:</b> TX Buffer Interrupt Flag bit<br>1 = Interrupt request has occurred<br>0 = Interrupt request has not occurred |

**FIGURE 22-2: ADC BLOCK DIAGRAM FOR dsPIC33FJ32GS606 AND dsPIC33FJ64GS606 DEVICES WITH TWO SARs**



**TABLE 24-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)**

Bit Field	Register	RTSP Effect	Description
CMPPOL1	FCMP	Immediate	Comparator Hysteresis Polarity bit (for odd numbered comparators) 1 = Hysteresis is applied to falling edge 0 = Hysteresis is applied to rising edge
HYST1<1:0>	FCMP	Immediate	Comparator Hysteresis Select bits 11 = 45 mV hysteresis 10 = 30 mV hysteresis 01 = 15 mV hysteresis 00 = No hysteresis



TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DO20A	VOH1	<b>Output High Voltage</b> I/O Pins: 4x Sink Driver Pins – RA0-RA7, RA14, RA15, RB0-RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6-RG9, RG14, RG15	1.5	—	—	V	IOH ≥ -12 mA, VDD = 3.3V (See <b>Note 1</b> )
			2.0	—	—	V	IOH ≥ -11 mA, VDD = 3.3V (See <b>Note 1</b> )
			3.0	—	—	V	IOH ≥ -3 mA, VDD = 3.3V (See <b>Note 1</b> )
		<b>Output High Voltage</b> I/O Pins: 8x Sink Driver Pin – RC15	1.5	—	—	V	IOH ≥ -16 mA, VDD = 3.3V (See <b>Note 1</b> )
			2.0	—	—	V	IOH ≥ -12 mA, VDD = 3.3V (See <b>Note 1</b> )
			3.0	—	—	V	IOH ≥ -4 mA, VDD = 3.3V (See <b>Note 1</b> )
		<b>Output High Voltage</b> I/O Pins: 16x Sink Driver Pins – RA9, RA10, RD3-RD7, RD13, RE0-RE7, RG12, RG13	1.5	—	—	V	IOH ≥ -30 mA, VDD = 3.3V (See <b>Note 1</b> )
			2.0	—	—	V	IOH ≥ -25 mA, VDD = 3.3V (See <b>Note 1</b> )
			3.0	—	—	V	IOH ≥ -8 mA, VDD = 3.3V (See <b>Note 1</b> )

**Note 1:** Parameters are characterized, but not tested.

TABLE 27-11: ELECTRICAL CHARACTERISTICS: BROWN-OUT RESET (BOR)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V <sup>(3)</sup> (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min <sup>(1)</sup>	Typ	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.6	—	2.95	V	See <b>Note 2</b>

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

**2:** The device will operate as normal until the VDDMIN threshold is reached.

**3:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

**TABLE 27-34: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	—	15	MHz	See <b>Note 3</b>
SP72	TscF	SCKx Input Fall Time	—	—	—	ns	See Parameter DO32 and <b>Note 4</b>
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See Parameter DO31 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 and <b>Note 4</b>
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP41	Tsch2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	—	—	ns	
SP51	TssH2doZ	$\overline{SSx} \uparrow$ to SDOx Output High-Impedance	10	—	50	ns	See <b>Note 4</b>
SP52	Tsch2ssH, TscL2ssH	$\overline{SSx}$ after SCKx Edge	1.5 TCY + 40	—	—	ns	See <b>Note 4</b>
SP60	TssL2doV	SDOx Data Output Valid after $\overline{SSx}$ Edge	—	—	50	ns	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, +25°C unless otherwise stated.


**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock, generated by the master, must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

**TABLE 27-44: DAC OUTPUT BUFFER SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Comments
DA10	RLOAD	Resistive Output Load Impedance	3K	—	—	$\Omega$	
DA11	CLOAD	Output Load Capacitance	—	20	35	pF	
DA12	IOUT	Output Current Drive Strength	200	300	400	$\mu\text{A}$	Sink and source
DA13	VRANGE	Full Output Drive Strength Voltage Range	$\text{AVSS} + 250 \text{ mV}$	—	$\text{AVDD} - 900 \text{ mV}$	V	
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of $50 \mu\text{A}$	$\text{AVSS} + 50 \text{ mV}$	—	$\text{AVDD} - 500 \text{ mV}$	V	
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	—	—	$1.3 \times \text{IOUT}$	$\mu\text{A}$	Module will always consume this current even if no load is connected to the output
DA16	ROUTON	Output Impedance when Module is Enabled	—	500	—	$\Omega$	

**FIGURE 27-24: QEA/QEB INPUT CHARACTERISTICS**



**Revision D (January 2012)**

This revision includes minor typographical and formatting changes throughout the data sheet text.

All occurrences of PGCn and PGDn (where n = 1, 2, or 3) were updated to: PGECn and PGEDn throughout the document.

All other changes are referenced by their respective section in Table B-3.

**TABLE B-3: MAJOR SECTION UPDATES**

Section Name	Update Description
<b>“16-Bit Digital Signal Controllers with High-Speed PWM, ADC and Comparators”</b>	Added 50 MIPS to Operating Range.  Changed the Oscillator frequency range in System Management.  Added the <b>“Referenced Sources”</b> section.
<b>Section 1.0 “Device Overview”</b>	Updated the block diagram of the core and peripheral modules (see Figure 1-1).
<b>Section 2.0 “Guidelines for Getting Started with 16-Bit Digital Signal Controllers”</b>	Updated the Recommended Minimum Connection diagram (see Figure 2-1).  Updated the VCAP pin capacitor specification in <b>Section 2.3 “Capacitor on Internal Voltage Regulator (VCAP)”</b> .
<b>Section 4.0 “Memory Organization”</b>	Removed IPC20 and updated IFS5, IFS7, IEC5, IEC7, and IPC29 in the Interrupt Controller Register Map for dsPIC33FJ64GS606 devices (see Table 4-6).  Removed IPC20 and IPC21 and updated IFS5, IFS7, IEC5, IEC7, and IPC29 in the Interrupt Controller Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices (see Table 4-7).  Removed IPC20 and updated IFS5, IFS7, IEC5, IEC7, and IPC29 in the Interrupt Controller Register Map for dsPIC33FJ32GS606 devices (see Table 4-10).  Added High-Speed 10-bit ADC Register Map for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices (see Table 4-35).  Updated ODCG in PORTG Register Map for dsPIC33FJ32GS610 and dsPIC33FJ64GS610 devices (see Table 4-54).  Updated ODCG in PORTG Register Map for dsPIC33FJ32GS608 and dsPIC33FJ64GS608 devices (see Table 4-55).  Updated ODCG in PORTG Register Map for dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 devices (see Table 4-56).
<b>Section 9.0 “Oscillator Configuration”</b>	Changed the High-Speed Crystal (HS) frequency range in <b>Section 9.1.1 “System Clock sources”</b> .  Updated the device operating speed to up to 50 MHz in <b>Section 9.1.2 “System Clock Selection”</b> .  Updated <b>Section 9.1.3 “PLL Configuration”</b> to reflect the new operating range/speed of 50 MIPS/50 MHz.  Updated <b>Section 9.2 “Auxiliary Clock Generation”</b> .

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

High-Speed 10-Bit ADC Module (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	83
High-Speed 10-Bit ADC Module (for dsPIC33FJ32GS406 and dsPIC33FJ64GS406 Devices) .....	87
High-Speed 10-Bit ADC Module (for dsPIC33FJ32GS606 and dsPIC33FJ64GS606 Devices) .....	86
High-Speed PWM .....	71
High-Speed PWM Generator 1 .....	71
High-Speed PWM Generator 2 .....	72
High-Speed PWM Generator 3 .....	73
High-Speed PWM Generator 4 .....	74
High-Speed PWM Generator 5 .....	75
High-Speed PWM Generator 6 .....	76
High-Speed PWM Generator 7 (All Devices except dsPIC33FJ32GS406 and dsPIC33FJ64GS406) .....	77
High-Speed PWM Generator 8 (All Devices except dsPIC33FJ32GS406 and dsPIC33FJ64GS406) .....	78
High-Speed PWM Generator 9 (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	79
I2C1 .....	80
I2C2 .....	80
Input Capture .....	69
Interrupt Controller (dsPIC33FJ32GS406 and dsPIC33FJ64GS406 Devices) .....	61
Interrupt Controller (dsPIC33FJ32GS606 Devices) .....	67
Interrupt Controller (dsPIC33FJ32GS608 Devices) .....	65
Interrupt Controller (dsPIC33FJ32GS610 Devices) .....	63
Interrupt Controller (dsPIC33FJ64GS606 Devices) .....	59
Interrupt Controller (dsPIC33FJ64GS608 Devices) .....	57
Interrupt Controller (dsPIC33FJ64GS610 Devices) .....	55
NVM .....	96
Output Compare .....	70
PMD (dsPIC33FJ64GS606 Devices) .....	98
PMD (dsPIC33FJ32GS406 and dsPIC33FJ64GS406 Devices) .....	98
PMD (dsPIC33FJ32GS606 Devices) .....	98
PMD (dsPIC33FJ32GS608 Devices) .....	97
PMD (dsPIC33FJ32GS610 Devices) .....	97
PMD (dsPIC33FJ64GS608 Devices) .....	97
PMD (dsPIC33FJ64GS610 Devices) .....	96
PORTA (dsPIC33FJ32GS608 and dsPIC33FJ64GS608 Devices) .....	92
PORTA (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	92
PORTB .....	92
PORTC (dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 Devices) .....	93
PORTC (dsPIC33FJ32GS608 and dsPIC33FJ64GS608 Devices) .....	93
PORTC (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	92
PORTD (dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 Devices) .....	93
PORTD (dsPIC33FJ32GS608/610 and dsPIC33FJ64GS608/610 Devices) .....	93

PORTE (dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 Devices) .....	94
PORTE (dsPIC33FJ32GS608/610 and dsPIC33FJ64GS608/610 Devices) .....	94
PORTF (dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 Devices) .....	95
PORTF (dsPIC33FJ32GS608 and dsPIC33FJ64GS608 Devices) .....	94
PORTF (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	94
PORTG (dsPIC33FJ32GS406/606 and dsPIC33FJ64GS406/606 Devices) .....	95
PORTG (dsPIC33FJ32GS608 and dsPIC33FJ64GS608 Devices) .....	95
PORTG (dsPIC33FJ32GS610 and dsPIC33FJ64GS610 Devices) .....	95
Quadrature Encoder Interface 1 (QE1) .....	70
Quadrature Encoder Interface 2 (QE2) .....	70
SPI1 .....	82
SPI2 .....	82
System Control .....	96
Timers .....	69
UART1 .....	81
UART2 .....	81

## Registers

ADCON (ADC Control) .....	319
ADPCFG (ADC Port Configuration) .....	323
ADPCFG2 (ADC Port Configuration 2) .....	323
ADSTAT (ADC Status) .....	321
ALTDRx (PWM Alternate Dead-Time x) .....	248
AUXCONx (PWM Auxiliary Control x) .....	258
CHOP (PWM Chop Clock Generator) .....	241
CLKDIV (Clock Divisor) .....	196
CMPCONx (Comparator Control x) .....	347
CMPDACx (Comparator DAC Control x) .....	348
CORCON (Core Control) .....	38, 128
CxBUFNT1 (ECANx Filter 0-3 Buffer Pointer 1) .....	298
CxBUFNT2 (ECANx Filter 4-7 Buffer Pointer 2) .....	299
CxBUFNT3 (ECANx Filter 8-11 Buffer Pointer 3) .....	300
CxBUFNT4 (ECANx Filter 12-15 Buffer Pointer 4) .....	301
CxCFG1 (ECANx Baud Rate Configuration 1) .....	296
CxCFG2 (ECANx Baud Rate Configuration 2) .....	297
CxCTRL1 (ECANx Control 1) .....	288
CxCTRL2 (ECANx Control 2) .....	289
CxEC (ECANx Transmit/Receive Error Count) .....	296
CxFCTRL (ECANx FIFO Control) .....	291
CxFEN1 (ECANx Acceptance Filter Enable 1) .....	298
CxFIFO (ECANx FIFO Status) .....	292
CxFMSKSEL1 (ECANx Filter 7-0 Mask Selection 1) .....	303