



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 40 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, QEI, POR, PWM, WDT  |
| Number of I/O              | 85  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 24x10b; D/A 1x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TQFP  |
| Supplier Device Package    | 100-TQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs610t-i-pf">https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gs610t-i-pf</a> |

NOTES:

## 4.0 MEMORY ORGANIZATION

**Note:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *dsPIC33/PIC24 Family Reference Manual, Program Memory* (DS70203), which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)). The information in this data sheet supersedes the information in the FRM.

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


## 4.1 Program Address Space

The program address memory space is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.6 “Interfacing Program and Data Memory Spaces”**.

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps are shown in Figure 4-1.

**FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 DEVICES**



**TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES**

| File Name | SFR Addr | Bit 15  | Bit 14  | Bit 13   | Bit 12  | Bit 11  | Bit 10   | Bit 9    | Bit 8    | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3   | Bit 2    | Bit 1    | Bit 0    | All Resets |
|-----------|----------|---------|---------|----------|---------|---------|----------|----------|----------|----------|----------|----------|----------|---------|----------|----------|----------|------------|
| INTCON1   | 0080     | NSTDIS  | OVAERR  | OVBERR   | COVAERR | COVBERR | OVATE    | OVBT     | COVTE    | SFTACERR | DIV0ERR  | —        | MATHERR  | ADDRERR | STKERR   | OSCFail  | —        | 0000       |
| INTCON2   | 0082     | ALTVT   | DISI    | —        | —       | —       | —        | —        | —        | —        | —        | —        | INT4EP   | INT3EP  | INT2EP   | INT1EP   | INT0EP   | 0000       |
| IFS0      | 0084     | —       | —       | ADIF     | U1TXIF  | U1RXIF  | SPI1IF   | SPI1EIF  | T3IF     | T2IF     | OC2IF    | IC2IF    | —        | T1IF    | OC1IF    | IC1IF    | INT0IF   | 0000       |
| IFS1      | 0086     | U2TXIF  | U2RXIF  | INT2IF   | T5IF    | T4IF    | OC4IF    | OC3IF    | —        | —        | —        | —        | INT1IF   | CNIF    | —        | MI2C1IF  | SI2C1IF  | 0000       |
| IFS2      | 0088     | —       | —       | —        | —       | —       | —        | —        | —        | —        | IC4IF    | IC3IF    | —        | —       | —        | SPI2IF   | SPI2EIF  | 0000       |
| IFS3      | 008A     | —       | —       | —        | —       | —       | QE11IF   | PSEMIF   | —        | —        | INT4IF   | INT3IF   | —        | —       | MI2C2IF  | SI2C2IF  | —        | 0000       |
| IFS4      | 008C     | —       | —       | —        | —       | —       | —        | PSESMIF  | —        | —        | —        | —        | —        | —       | U2EIF    | U1EIF    | —        | 0000       |
| IFS5      | 008E     | PWM2IF  | PWM1IF  | ADCP12IF | —       | —       | —        | —        | —        | —        | —        | —        | —        | —       | —        | —        | —        | 0000       |
| IFS6      | 0090     | ADCP1IF | ADCP0IF | —        | —       | —       | —        | —        | —        | —        | —        | —        | —        | PWM6IF  | PWM5IF   | PWM4IF   | PWM3IF   | 0000       |
| IFS7      | 0092     | —       | —       | —        | —       | —       | —        | —        | —        | —        | —        | ADCP7IF  | ADCP6IF  | ADCP5IF | ADCP4IF  | ADCP3IF  | ADCP2IF  | 0000       |
| IEC0      | 0094     | —       | —       | ADIE     | U1TXIE  | U1RXIE  | SPI1IE   | SPI1EIE  | T3IE     | T2IE     | OC2IE    | IC2IE    | —        | T1IE    | OC1IE    | IC1IE    | INT0IE   | 0000       |
| IEC1      | 0096     | U2TXIE  | U2RXIE  | INT2IE   | T5IE    | T4IE    | OC4IE    | OC3IE    | —        | —        | —        | —        | INT1IE   | CNIE    | —        | MI2C1IE  | SI2C1IE  | 0000       |
| IEC2      | 0098     | —       | —       | —        | —       | —       | —        | —        | —        | —        | IC4IE    | IC3IE    | —        | —       | —        | SPI2IE   | SPI2EIE  | 0000       |
| IEC3      | 009A     | —       | —       | —        | —       | —       | QE11IE   | PSEMIE   | —        | —        | INT4IE   | INT3IE   | —        | —       | MI2C2IE  | SI2C2IE  | —        | 0000       |
| IEC4      | 009C     | —       | —       | —        | —       | —       | —        | PSESMIE  | —        | —        | —        | —        | —        | —       | U2EIE    | U1EIE    | —        | 0000       |
| IEC5      | 009E     | PWM2IE  | PWM1IE  | ADCP12IE | —       | —       | —        | —        | —        | —        | —        | —        | —        | —       | —        | —        | —        | 0000       |
| IEC6      | 00A0     | —       | ADCP0IE | —        | —       | —       | —        | —        | —        | —        | —        | —        | —        | PWM6IE  | PWM5IE   | PWM4IE   | PWM3IE   | 0000       |
| IEC7      | 00A2     | —       | —       | —        | —       | —       | —        | —        | —        | —        | —        | ADCP7IE  | ADCP6IE  | ADCP5IE | ADCP4IE  | ADCP3IE  | ADCP2IE  | 0000       |
| IPC0      | 00A4     | —       | T1IP2   | T1IP1    | T1IP0   | —       | OC1IP2   | OC1IP1   | OC1IP0   | —        | IC1IP2   | IC1IP1   | IC1IP0   | —       | INT0IP2  | INT0IP1  | INT0IP0  | 4444       |
| IPC1      | 00A6     | —       | T2IP2   | T2IP1    | T2IP0   | —       | OC2IP2   | OC2IP1   | OC2IP0   | —        | IC2IP2   | IC2IP1   | IC2IP0   | —       | —        | —        | —        | 4440       |
| IPC2      | 00A8     | —       | U1RXIP2 | U1RXIP1  | U1RXIP0 | —       | SPI1IP2  | SPI1IP1  | SPI1IP0  | —        | SPI1EIP2 | SPI1EIP1 | SPI1EIP0 | —       | T3IP2    | T3IP1    | T3IP0    | 4444       |
| IPC3      | 00AA     | —       | —       | —        | —       | —       | —        | —        | —        | —        | ADIP2    | ADIP1    | ADIP0    | —       | U1TXIP2  | U1TXIP1  | U1TXIP0  | 0044       |
| IPC4      | 00AC     | —       | CNIP2   | CNIP1    | CNIP0   | —       | —        | —        | —        | —        | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | —       | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 4444       |
| IPC5      | 00AE     | —       | —       | —        | —       | —       | —        | —        | —        | —        | —        | —        | —        | —       | INT1IP2  | INT1IP1  | INT1IP0  | 0004       |
| IPC6      | 00B0     | —       | T4IP2   | T4IP1    | T4IP0   | —       | OC4IP2   | OC4IP1   | OC4IP0   | —        | OC3IP2   | OC3IP1   | OC3IP0   | —       | —        | —        | —        | 4440       |
| IPC7      | 00B2     | —       | U2TXIP2 | U2TXIP1  | U2TXIP0 | —       | U2RXIP2  | U2RXIP1  | U2RXIP0  | —        | INT2IP2  | INT2IP1  | INT2IP0  | —       | T5IP2    | T5IP1    | T5IP0    | 4444       |
| IPC8      | 00B4     | —       | —       | —        | —       | —       | —        | —        | —        | —        | SPI2IP2  | SPI2IP1  | SPI2IP0  | —       | SPI2EIP2 | SPI2EIP1 | SPI2EIP0 | 0044       |
| IPC9      | 00B6     | —       | —       | —        | —       | —       | IC4IP2   | IC4IP1   | IC4IP0   | —        | IC3IP2   | IC3IP1   | IC3IP0   | —       | —        | —        | —        | 0440       |
| IPC12     | 00BC     | —       | —       | —        | —       | —       | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 | —        | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | —       | —        | —        | —        | 0440       |
| IPC13     | 00BE     | —       | —       | —        | —       | —       | INT4IP2  | INT4IP1  | INT4IP0  | —        | INT3IP2  | INT3IP1  | INT3IP0  | —       | —        | —        | —        | 0440       |
| IPC14     | 00C0     | —       | —       | —        | —       | —       | QE11IP2  | QE11IP1  | QE11IP0  | —        | PSEMIP2  | PSEMIP1  | PSEMIP0  | —       | —        | —        | —        | 0440       |
| IPC16     | 00C4     | —       | —       | —        | —       | —       | U2EIP2   | U2EIP1   | U2EIP0   | —        | U1EIP2   | U1EIP1   | U1EIP0   | —       | —        | —        | —        | 0440       |
| IPC18     | 00C8     | —       | —       | —        | —       | —       | —        | —        | —        | —        | PSESMIP2 | PSESMIP1 | PSESMIP0 | —       | —        | —        | —        | 0040       |
| IPC23     | 00D2     | —       | PWM2IP2 | PWM2IP1  | PWM2IP0 | —       | PWM1IP2  | PWM1IP1  | PWM1IP0  | —        | —        | —        | —        | —       | —        | —        | —        | 4400       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## EXAMPLE 5-2: LOADING THE WRITE BUFFERS

```
; Set up NVMCON for row programming operations
MOV    #0x4001, W0          ;
MOV    W0, NVMCON           ; Initialize NVMCON
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
MOV    #0x0000, W0          ;
MOV    W0, TBLPAG           ; Initialize PM Page Boundary SFR
MOV    #0x6000, W0          ; An example program memory address
; Perform the TBLWT instructions to write the latches
; 0th_program_word
MOV    #LOW_WORD_0, W2      ;
MOV    #HIGH_BYTE_0, W3     ;
TBLWTL W2, [W0]             ; Write PM low word into program latch
TBLWTH W3, [W0++]           ; Write PM high byte into program latch
; 1st_program_word
MOV    #LOW_WORD_1, W2      ;
MOV    #HIGH_BYTE_1, W3     ;
TBLWTL W2, [W0]             ; Write PM low word into program latch
TBLWTH W3, [W0++]           ; Write PM high byte into program latch
; 2nd_program_word
MOV    #LOW_WORD_2, W2      ;
MOV    #HIGH_BYTE_2, W3     ;
TBLWTL W2, [W0]             ; Write PM low word into program latch
TBLWTH W3, [W0++]           ; Write PM high byte into program latch
.
.
.
; 63rd_program_word
MOV    #LOW_WORD_31, W2     ;
MOV    #HIGH_BYTE_31, W3    ;
TBLWTL W2, [W0]             ; Write PM low word into program latch
TBLWTH W3, [W0++]           ; Write PM high byte into program latch
```

## EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

```
DISI    #5                  ; Block all interrupts with priority <7
                                ; for next 5 instructions

MOV     #0x55, W0            ;
MOV     W0, NVMKEY           ; Write the 55 key
MOV     #0xAA, W1            ;
MOV     W1, NVMKEY           ; Write the AA key
BSET    NVMCON, #WR          ; Start the erase sequence
NOP     ; Insert two NOPs after the
NOP     ; erase command is asserted
```

**REGISTER 7-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3**

|        |     |     |     |     |        |        |       |
|--------|-----|-----|-----|-----|--------|--------|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-0  | R/W-0  | U-0   |
| —      | —   | —   | —   | —   | QE11IE | PSEMIE | —     |
| bit 15 |     |     |     |     |        |        | bit 8 |

|       |        |        |     |     |         |         |       |
|-------|--------|--------|-----|-----|---------|---------|-------|
| U-0   | R/W-0  | R/W-0  | U-0 | U-0 | R/W-0   | R/W-0   | U-0   |
| —     | INT4IE | INT3IE | —   | —   | MI2C2IE | SI2C2IE | —     |
| bit 7 |        |        |     |     |         |         | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|           |   |
|-----------|---|
| bit 15-11 | <b>Unimplemented:</b> Read as '0'   |
| bit 10    | <b>QE11IE:</b> QE11 Event Interrupt Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled              |
| bit 9     | <b>PSEMIE:</b> PWM Special Event Match Interrupt Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled |
| bit 8-7   | <b>Unimplemented:</b> Read as '0'   |
| bit 6     | <b>INT4IE:</b> External Interrupt 4 Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled              |
| bit 6     | <b>INT3IE:</b> External Interrupt 3 Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled              |
| bit 4-3   | <b>Unimplemented:</b> Read as '0'   |
| bit 2     | <b>MI2C2IE:</b> I2C2 Master Events Interrupt Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled     |
| bit 1     | <b>SI2C2IE:</b> I2C2 Slave Events Interrupt Enable bit<br>1 = Interrupt request is enabled<br>0 = Interrupt request is not enabled      |
| bit 0     | <b>Unimplemented:</b> Read as '0'   |

## 9.4 Oscillator Control Registers

**REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup>**

|        |       |       |       |     |                      |                      |                      |
|--------|-------|-------|-------|-----|----------------------|----------------------|----------------------|
| U-0    | R-y   | R-y   | R-y   | U-0 | R/W-y                | R/W-y                | R/W-y                |
| —      | COSC2 | COSC1 | COSC0 | —   | NOSC2 <sup>(2)</sup> | NOSC1 <sup>(2)</sup> | NOSC0 <sup>(2)</sup> |
| bit 15 |       |       |       |     |                      |                      | bit 8                |

|         |     |      |     |       |     |     |       |
|---------|-----|------|-----|-------|-----|-----|-------|
| R/W-0   | U-0 | R-0  | U-0 | R/C-0 | U-0 | U-0 | R/W-0 |
| CLKLOCK | —   | LOCK | —   | CF    | —   | —   | OSWEN |
| bit 7   |     |      |     |       |     |     | bit 0 |

|                   |                   |  |
|-------------------|-------------------|--|
| <b>Legend:</b>    | C = Clearable bit | y = Value set from Configuration bits on POR |
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared                         |
|                   |                   | x = Bit is unknown                           |

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits (read-only)

- 111 = Fast RC Oscillator (FRC) with Divide-by-n
- 110 = Fast RC Oscillator (FRC) with Divide-by-16
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator (XT, HS, EC) with PLL
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator (FRC) with PLL
- 000 = Fast RC Oscillator (FRC)

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **NOSC<2:0>:** New Oscillator Selection bits<sup>(2)</sup>

- 111 = Fast RC Oscillator (FRC) with Divide-by-n
- 110 = Fast RC Oscillator (FRC) with Divide-by-16
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator (XT, HS, EC) with PLL
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator (FRC) with PLL
- 000 = Fast RC Oscillator (FRC)

bit 7 **CLKLOCK:** Clock Lock Enable bit

If Clock Switching is Enabled and FSCM is Disabled (FCKSM<1:0> (FOSC<7:6>) = 0b01):

- 1 = Clock switching is disabled, system clock source is locked
- 0 = Clock switching is enabled, system clock source can be modified by clock switching

bit 6 **Unimplemented:** Read as '0'

bit 5 **LOCK:** PLL Lock Status bit (read-only)

- 1 = Indicates that PLL is in lock or PLL start-up timer is satisfied
- 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled

bit 4 **Unimplemented:** Read as '0'

**Note 1:** Writes to this register require an unlock sequence. Refer to “**Oscillator (Part IV)**” (DS70307) in the “*dsPIC33/PIC24 Family Reference Manual*” for details.

**2:** Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

## REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

|        |       |       |       |       |        |                      |       |
|--------|-------|-------|-------|-------|--------|----------------------|-------|
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0                | U-0   |
| T5MD   | T4MD  | T3MD  | T2MD  | T1MD  | QE11MD | PWMMD <sup>(1)</sup> | —     |
| bit 15 |       |       |       |       |        |                      | bit 8 |

|        |       |       |        |        |     |       |       |
|--------|-------|-------|--------|--------|-----|-------|-------|
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0  | U-0 | R/W-0 | R/W-0 |
| I2C1MD | U2MD  | U1MD  | SPI2MD | SPI1MD | —   | C1MD  | ADCMD |
| bit 7  |       |       |        |        |     |       | bit 0 |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

- bit 15      **T5MD:** Timer5 Module Disable bit  
                  1 = Timer5 module is disabled  
                  0 = Timer5 module is enabled
- bit 14      **T4MD:** Timer4 Module Disable bit  
                  1 = Timer4 module is disabled  
                  0 = Timer4 module is enabled
- bit 13      **T3MD:** Timer3 Module Disable bit  
                  1 = Timer3 module is disabled  
                  0 = Timer3 module is enabled
- bit 12      **T2MD:** Timer2 Module Disable bit  
                  1 = Timer2 module is disabled  
                  0 = Timer2 module is enabled
- bit 11      **T1MD:** Timer1 Module Disable bit  
                  1 = Timer1 module is disabled  
                  0 = Timer1 module is enabled
- bit 10      **QE11MD:** QE11 Module Disable bit  
                  1 = QE11 module is disabled  
                  0 = QE11 module is enabled
- bit 9      **PWMMD:** PWM Module Disable bit<sup>(1)</sup>  
                  1 = PWM module is disabled  
                  0 = PWM module is enabled
- bit 8      **Unimplemented:** Read as '0'
- bit 7      **I2C1MD:** I2C1 Module Disable bit  
                  1 = I2C1 module is disabled  
                  0 = I2C1 module is enabled
- bit 6      **U2MD:** UART2 Module Disable bit  
                  1 = UART2 module is disabled  
                  0 = UART2 module is enabled
- bit 5      **U1MD:** UART1 Module Disable bit  
                  1 = UART1 module is disabled  
                  0 = UART1 module is enabled
- bit 4      **SPI2MD:** SPI2 Module Disable bit  
                  1 = SPI2 module is disabled  
                  0 = SPI2 module is enabled

**Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be re-initialized.



**REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3**

|        |     |     |     |     |       |       |     |
|--------|-----|-----|-----|-----|-------|-------|-----|
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0   | U-0 |
| —      | —   | —   | —   | —   | CMPMD | —     | —   |
| bit 15 |     |     |     |     |       | bit 8 |     |

|       |     |        |     |     |     |        |     |
|-------|-----|--------|-----|-----|-----|--------|-----|
| U-0   | U-0 | R/W-0  | U-0 | U-0 | U-0 | R/W-0  | U-0 |
| —     | —   | QE12MD | —   | —   | —   | I2C2MD | —   |
| bit 7 |     |        |     |     |     | bit 0  |     |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15-11    **Unimplemented:** Read as '0'
- bit 10       **CMPMD:** Analog Comparator Module Disable bit  
                 1 = Analog comparator module is disabled  
                 0 = Analog comparator module is enabled
- bit 9-6      **Unimplemented:** Read as '0'
- bit 5        **QE12MD:** QE12 Module Disable bit  
                 1 = QE12 module is disabled  
                 0 = QE12 module is enabled
- bit 4-2      **Unimplemented:** Read as '0'
- bit 1        **I2C2MD:** I2C2 Module Disable bit  
                 1 = I2C2 module is disabled  
                 0 = I2C2 module is enabled
- bit 0        **Unimplemented:** Read as '0'

**REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4**

|        |     |     |     |     |     |       |     |
|--------|-----|-----|-----|-----|-----|-------|-----|
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   | U-0 |
| —      | —   | —   | —   | —   | —   | —     | —   |
| bit 15 |     |     |     |     |     | bit 8 |     |

|       |     |     |     |        |     |       |     |
|-------|-----|-----|-----|--------|-----|-------|-----|
| U-0   | U-0 | U-0 | U-0 | R/W-0  | U-0 | U-0   | U-0 |
| —     | —   | —   | —   | REFOMD | —   | —     | —   |
| bit 7 |     |     |     |        |     | bit 0 |     |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15-4     **Unimplemented:** Read as '0'
- bit 3        **REFOMD:** Reference Clock Generator Module Disable bit  
                 1 = Reference clock generator module is disabled  
                 0 = Reference clock generator module is enabled
- bit 2-0      **Unimplemented:** Read as '0'

## REGISTER 13-1: TxCON: TIMERx CONTROL REGISTER (x = 2, 4)

|        |     |       |     |     |     |     |       |
|--------|-----|-------|-----|-----|-----|-----|-------|
| R/W-0  | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
| TON    | —   | TSIDL | —   | —   | —   | —   | —     |
| bit 15 |     |       |     |     |     |     | bit 8 |

|       |       |        |        |       |     |       |       |
|-------|-------|--------|--------|-------|-----|-------|-------|
| U-0   | R/W-0 | R/W-0  | R/W-0  | R/W-0 | U-0 | R/W-0 | U-0   |
| —     | TGATE | TCKPS1 | TCKPS0 | T32   | —   | TCS   | —     |
| bit 7 |       |        |        |       |     |       | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **TON:** Timerx On bit

When T32 = 1 (in 32-Bit Timer mode):

1 = Starts 32-bit TMRx:TMRy timer pair

0 = Stops 32-bit TMRx:TMRy timer pair

When T32 = 0 (in 16-Bit Timer mode):

1 = Starts 16-bit timer

0 = Stops 16-bit timer

bit 14 **Unimplemented:** Read as '0'

bit 13 **TSIDL:** Timerx Stop in Idle Mode bit

1 = Discontinues timer operation when device enters Idle mode

0 = Continues timer operation in Idle mode

bit 12-7 **Unimplemented:** Read as '0'

bit 6 **TGATE:** Timerx Gated Time Accumulation Enable bit

When TCS = 1:

This bit is ignored.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 5-4 **TCKPS<1:0>:** Timerx Input Clock Prescale Select bits

11 = 1:256 prescale value

10 = 1:64 prescale value

01 = 1:8 prescale value

00 = 1:1 prescale value

bit 3 **T32:** 32-Bit Timerx Mode Select bit

1 = TMRx and TMRy form a 32-bit timer

0 = TMRx and TMRy form a separate 16-bit timer

bit 2 **Unimplemented:** Read as '0'

bit 1 **TCS:** Timerx Clock Source Select bit

1 = External clock from TxCK pin

0 = Internal clock (Fosc/2)

bit 0 **Unimplemented:** Read as '0'

NOTES:

## 19.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C™)

**Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**Inter-Integrated Circuit™ (I<sup>2</sup>C™)**” (DS70000195) in the “dsPIC33/PIC24 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)). The information in this data sheet supersedes the information in the FRM.

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I<sup>2</sup>C) module provides complete hardware support for both Slave and Multi-Master modes of the I<sup>2</sup>C serial communication standard with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C Interface Supporting Both Master and Slave modes of Operation
- I<sup>2</sup>C Slave mode Supports 7-Bit and 10-Bit Addressing
- I<sup>2</sup>C Master mode Supports 7-Bit and 10-Bit Addressing
- I<sup>2</sup>C Port allows Bidirectional Transfers Between Master and Slaves
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I<sup>2</sup>C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly

## 19.1 Operating Modes

The hardware fully implements all the master and slave functions of the I<sup>2</sup>C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I<sup>2</sup>C module can operate either as a slave or a master on an I<sup>2</sup>C bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the “dsPIC33/PIC24 Family Reference Manual”. Please see the Microchip web site ([www.microchip.com](http://www.microchip.com)) for the latest “dsPIC33/PIC24 Family Reference Manual” sections.

## 19.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CxSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-Bit Addressing mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

**REGISTER 22-4: ADPCFG: ADC PORT CONFIGURATION REGISTER**

|                           |       |       |       |       |       |       |       |
|---------------------------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0                     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| PCFG<15:8> <sup>(1)</sup> |       |       |       |       |       |       |       |
| bit 15                    |       |       |       | bit 8 |       |       |       |

|                          |       |       |       |       |       |       |       |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0                    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| PCFG<7:0> <sup>(1)</sup> |       |       |       |       |       |       |       |
| bit 7                    |       |       |       | bit 0 |       |       |       |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-0      **PCFG<15:0>:** ADC Port Configuration Control bits<sup>(1)</sup>

- 1 = Port pin in Digital mode, port read input is enabled; Analog-to-Digital input multiplexer is connected to AVss
- 0 = Port pin in Analog mode, port read input is disabled; Analog-to-Digital samples the pin voltage

**Note 1:** Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3 and Figure 22-4 for the available analog inputs (PCFGx = ANx, where x = 0-15).

**REGISTER 22-5: ADPCFG2: ADC PORT CONFIGURATION REGISTER 2**

|        |     |     |     |       |     |     |     |
|--------|-----|-----|-----|-------|-----|-----|-----|
| U-0    | U-0 | U-0 | U-0 | U-0   | U-0 | U-0 | U-0 |
| —      | —   | —   | —   | —     | —   | —   | —   |
| bit 15 |     |     |     | bit 8 |     |     |     |

|                            |       |       |       |       |       |       |       |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0                      | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| PCFG<23:16> <sup>(1)</sup> |       |       |       |       |       |       |       |
| bit 7                      |       |       |       | bit 0 |       |       |       |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-8      **Unimplemented:** Read as '0'

bit 7-0      **PCFG<23:16>:** ADC Port Configuration Control bits<sup>(1)</sup>

- 1 = Port pin in Digital mode, port read input is enabled; Analog-to-Digital input multiplexer is connected to AVss
- 0 = Port pin in Analog mode, port read input is disabled; Analog-to-Digital samples the pin voltage

**Note 1:** Not all PCFGx bits are available on all devices. See Figure 22-1, Figure 22-2, Figure 22-3 and Figure 22-4 for the available analog inputs (PCFGx = ANx, where x can be 0 through 15).

### 26.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page ([www.microchip.com](http://www.microchip.com)) for the complete list of demonstration, development and evaluation kits.

### 26.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent® and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika®

FIGURE 27-9: HIGH-SPEED PWMx MODULE FAULT TIMING CHARACTERISTICS




FIGURE 27-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS





TABLE 27-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS |                   |   | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |     |     |       |                   |
|--------------------|-------------------|---|---|-----|-----|-------|-------------------|
| Param No.          | Symbol            | Characteristic <sup>(1)</sup>               | Min   | Typ | Max | Units | Conditions        |
| MP10               | T <sub>FPWM</sub> | PWMx Output Fall Time                       | —   | 2.5 | —   | ns    |                   |
| MP11               | T <sub>RPWM</sub> | PWMx Output Rise Time                       | —   | 2.5 | —   | ns    |                   |
| MP20               | T <sub>FD</sub>   | Fault Input $\downarrow$ to PWMx I/O Change | —   | —   | 15  | ns    | DTC<1:0> = 10     |
| MP30               | T <sub>FH</sub>   | Minimum PWMx Fault Pulse Width              | 8   | —   | —   | ns    |                   |
| MP31               | T <sub>PDLY</sub> | Tap Delay                                   | 1.04  | —   | —   | ns    | ACLK = 120 MHz    |
| MP32               | ACLK              | PWMx Input Clock                            | —   | —   | 120 | MHz   | See <b>Note 2</b> |

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** This parameter is a maximum allowed input clock for the PWM module.

**FIGURE 27-13: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS**



**TABLE 27-32: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |  | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                    |     |       |                                      |
|--------------------|-----------------------|--|---|--------------------|-----|-------|--------------------------------------|
| Param No.          | Symbol                | Characteristic <sup>(1)</sup>              | Min   | Typ <sup>(2)</sup> | Max | Units | Conditions                           |
| SP10               | TscP                  | Maximum SCKx Frequency                     | —   | —                  | 10  | MHz   | See <b>Note 3</b>                    |
| SP20               | TscF                  | SCKx Output Fall Time                      | —   | —                  | —   | ns    | See Parameter DO32 and <b>Note 4</b> |
| SP21               | TscR                  | SCKx Output Rise Time                      | —   | —                  | —   | ns    | See Parameter DO31 and <b>Note 4</b> |
| SP30               | TdoF                  | SDOx Data Output Fall Time                 | —   | —                  | —   | ns    | See Parameter DO32 and <b>Note 4</b> |
| SP31               | TdoR                  | SDOx Data Output Rise Time                 | —   | —                  | —   | ns    | See Parameter DO31 and <b>Note 4</b> |
| SP35               | Tsch2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge     | —   | 6                  | 20  | ns    |                                      |
| SP36               | TdoV2sc,<br>TdoV2scL  | SDOx Data Output Setup to First SCKx Edge  | 30  | —                  | —   | ns    |                                      |
| SP40               | TdiV2sch,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30  | —                  | —   | ns    |                                      |
| SP41               | Tsch2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge  | 30  | —                  | —   | ns    |                                      |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.



FIGURE 27-21: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 27-22: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



**TABLE 27-40: 10-BIT, HIGH-SPEED ADC MODULE SPECIFICATIONS**

| AC CHARACTERISTICS         |           |   | Standard Operating Conditions: 3.0V and 3.6V <sup>(2)</sup><br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |       |                                  |       |  |
|----------------------------|-----------|---|---|-------|----------------------------------|-------|--|
| Param No.                  | Symbol    | Characteristic                                    | Min   | Typ   | Max                              | Units | Conditions   |
| <b>Device Supply</b>       |           |   |   |       |                                  |       |  |
| AD01                       | AVDD      | Module VDD Supply                                 | Greater of:<br>VDD – 0.3<br>or 3.0  | —     | Lesser of<br>VDD + 0.3<br>or 3.6 | V     |  |
| AD02                       | AVSS      | Module VSS Supply                                 | VSS – 0.3   | —     | VSS + 0.3                        | V     |  |
| <b>Analog Input</b>        |           |   |   |       |                                  |       |  |
| AD10                       | VINH-VINL | Full-Scale Input Span                             | VSS   | —     | VDD                              | V     |  |
| AD11                       | VIN       | Absolute Input Voltage                            | AVSS  | —     | AVDD                             | V     |  |
| AD12                       | IAD       | Operating Current                                 | —   | 8     | —                                | mA    |  |
| AD13                       | —         | Leakage Current                                   | —   | ±0.6  | —                                | μA    | VINL = AVSS = 0V,<br>AVDD = 3.3V,<br>Source Impedance = 100Ω |
| AD17                       | RIN       | Recommended Impedance<br>of Analog Voltage Source | —   | —     | 100                              | Ω     |  |
| <b>DC Accuracy</b>         |           |   |   |       |                                  |       |  |
| AD20                       | Nr        | Resolution  | 10 data bits  |       |                                  | bits  |  |
| AD21A                      | INL       | Integral Nonlinearity                             | > -2  | ±0.5  | < 2                              | LSb   | VINL = AVSS = 0V,<br>AVDD = 3.3V                             |
| AD22A                      | DNL       | Differential Nonlinearity                         | > -1  | ±0.5  | < 1                              | LSb   | VINL = AVSS = 0V,<br>AVDD = 3.3V                             |
| AD23A                      | GERR      | Gain Error  | > -5  | ±2.0  | < 5                              | LSb   | VINL = AVSS = 0V,<br>AVDD = 3.3V                             |
| AD24A                      | EOFF      | Offset Error                                      | > -3  | ±0.75 | < 3                              | LSb   | VINL = AVSS = VSS = 0V,<br>AVDD = VDD = 3.3V                 |
| AD25                       | —         | Monotonicity <sup>(1)</sup>                       | —   | —     | —                                | —     | Guaranteed   |
| <b>Dynamic Performance</b> |           |   |   |       |                                  |       |  |
| AD30                       | THD       | Total Harmonic Distortion                         | —   | -73   | —                                | dB    |  |
| AD31                       | SINAD     | Signal to Noise and<br>Distortion                 | —   | 58    | —                                | dB    |  |
| AD32                       | SFDR      | Spurious Free Dynamic<br>Range                    | —   | -73   | —                                | dB    |  |
| AD33                       | FNYQ      | Input Signal Bandwidth                            | —   | —     | 1                                | MHz   |  |
| AD34                       | ENOB      | Effective Number of Bits                          | —   | 9.4   | —                                | bits  |  |


**Note 1:** The Analog-to-Digital conversion result never decreases with an increase in the input voltage and has no missing codes.

**2:** Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.


## 29.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


**FIGURE 29-1:  $V_{OH}$  – 4x DRIVER PINS**




**FIGURE 29-3:  $V_{OH}$  – 16x DRIVER PINS**




**FIGURE 29-2:  $V_{OH}$  – 8x DRIVER PINS**




**FIGURE 29-7: TYPICAL I<sub>PD</sub> CURRENT @ V<sub>DD</sub> = 3.3V**




**FIGURE 29-9: TYPICAL I<sub>IDLE</sub> CURRENT @ V<sub>DD</sub> = 3.3V**



**FIGURE 29-8: TYPICAL I<sub>DD</sub> CURRENT @ V<sub>DD</sub> = 3.3V**




**FIGURE 29-10: TYPICAL FRC FREQUENCY @ V<sub>DD</sub> = 3.3V**



64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits         | Units | MILLIMETERS |       |      |
|--------------------------|-------|-------------|-------|------|
|                          |       | MIN         | NOM   | MAX  |
| Contact Pitch            | E     | 0.50 BSC    |       |      |
| Contact Pad Spacing      | C1    |             | 11.40 |      |
| Contact Pad Spacing      | C2    |             | 11.40 |      |
| Contact Pad Width (X64)  | X1    |             |       | 0.30 |
| Contact Pad Length (X64) | Y1    |             |       | 1.50 |
| Distance Between Pads    | G     | 0.20        |       |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B