

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs406-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




TABLE	IABLE 4-67: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)										
		Norma	al Addres	SS	Bit-Reversed Address				ldress		
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal		
0	0	0	0	0	0	0	0	0	0		
0	0	0	1	1	1	0	0	0	8		
0	0	1	0	2	0	1	0	0	4		
0	0	1	1	3	1	1	0	0	12		
0	1	0	0	4	0	0	1	0	2		
0	1	0	1	5	1	0	1	0	10		
0	1	1	0	6	0	1	1	0	6		
0	1	1	1	7	1	1	1	0	14		
1	0	0	0	8	0	0	0	1	1		
1	0	0	1	9	1	0	0	1	9		
1	0	1	0	10	0	1	0	1	5		
1	0	1	1	11	1	1	0	1	13		
1	1	0	0	12	0	0	1	1	3		
1	1	0	1	13	1	0	1	1	11		
1	1	1	0	14	0	1	1	1	7		
1	1	1	1	15	1	1	1	1	15		

TABLE 4-67: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

REGISTER /	-3: INTCC	JN1: INTERR	UPICONIE		EKI					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	NSTDIS: Inte	errupt Nesting D	isable bit							
		nesting is disat								
	•	nesting is enab								
bit 14		ccumulator A O	-	-						
		caused by an			^					
hit 10	-	not caused by			A					
bit 13		DVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by an overflow of Accumulator B								
	•	not caused by an			В					
bit 12	-	Accumulator A								
		caused by a c								
	0 = Trap was	not caused by	a catastrophic	c overflow of A	ccumulator A					
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit									
		caused by a can be a caused by a caused by								
bit 10	OVATE: Accu	umulator A Ove	rflow Trap En	able bit						
	1 = Trap over 0 = Trap is di	rflow of Accum isabled	ulator A							
bit 9	OVBTE: Acc	umulator B Ove	erflow Trap En	able bit						
	1 = Trap over 0 = Trap is di	rflow of Accum isabled	ulator B							
bit 8	COVTE: Cata	astrophic Overf	low Trap Enat	ole bit						
	1 = Trap on a 0 = Trap is di	a catastrophic c isabled	verflow of Acc	cumulator A or	B is enabled					
bit 7	SFTACERR:	Shift Accumula	tor Error State	us bit						
		or trap was cau or trap was not	•							
bit 6	DIV0ERR: Ar	rithmetic Error S	Status bit							
		or trap was cau or trap was not	•	•						
bit 5	DMACERR:	DMA Controller	Error Status	bit						
		ntroller error tra ntroller error tra								
bit 4		Arithmetic Error								
	1 = Math erro	or trap has occu or trap has not o	irred							
		•								

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER	7-13: IEC0:	INTERRUPT	ENABLE CO		GISTER 0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
oit 15							bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7							bi
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as '0)'				
bit 14	DMA1IE: DM	A Channel 1 Da	ata Transfer C	complete Interr	upt Enable bit		
		request is enabl request is not e					
bit 13	ADIE: ADC1	Conversion Co	mplete Interru	pt Enable bit			
		request is enabl					
	-	request is not e					
pit 12		RT1 Transmitter		ible bit			
		request is enabl request is not e					
bit 11	•	RT1 Receiver In		e hit			
	1 = Interrupt	request is enabl request is not e	led				
bit 10	-	Event Interrupt					
		request is enabl					
	-	request is not e					
bit 9		1 Event Interru					
		request is enabl request is not e					
bit 8	-	Interrupt Enabl					
	1 = Interrupt	request is enabling the request is not enabling the request is not enabling the request is not enabled to the request is not e	ed				
bit 7	•	Interrupt Enabl					
		request is enabl					
		request is not e					
bit 6	OC2IE: Outpo	ut Compare Cha	annel 2 Interro	upt Enable bit			
		request is enabl					
ait E	•	request is not en		-nabla bit			
bit 5	1 = Interrupt	Capture Channe request is enabl	led	Inable bit			
h:+ 1	•	request is not e		omplete lete	unt Enable bit		
bit 4		A Channel 0 Da		omplete Interr	upt Enable bit		
		request is enabl request is not ei					
bit 3	-	Interrupt Enabl					
		request is enabl					
	0 = Interrupt						

DECISTED 7 12 INTERDURT ENARLE CONTROL DECISTER A

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0					
bit 15	·						bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	IC2IP2	IC2IP1	IC2IP0		DMA0IP2	DMA0IP1	DMA0IP0					
bit 7	102112	102.11	10211 0		Dim ton 2		bit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
-n = Value a		'1' = Bit is set		ʻ0' = Bit is cl		x = Bit is unkr	nown					
bit 15	Unimplement	ted: Read as '	0'									
bit 14-12	-	Unimplemented: Read as '0' T2IP<2:0>: Timer2 Interrupt Priority bits										
		upt is Priority 7	,	ty interrupt)								
	•											
	•											
	001 = Interru	pt is Priority 1										
	000 = Interru	ipt source is dis	sabled									
bit 11	Unimplemer	nted: Read as '	0'									
bit 10-8		OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits										
	111 = Interru	 111 = Interrupt is Priority 7 (highest priority interrupt) 										
	•											
	•											
		ipt is Priority 1 ipt source is dis	sabled									
bit 7		nted: Read as '										
bit 6-4	-	Input Capture		errupt Priority I	oits							
	111 = Interru	pt is Priority 7	(highest priori	ty interrupt)								
	•											
	•											
		upt is Priority 1 upt source is dis	sabled									
bit 3		nted: Read as '										
bit 2-0	DMA0IP<2:0	>: DMA Chanr	nel 0 Data Tra	nsfer Complet	e Interrupt Priori	ty bits						
	111 = Interru	pt is Priority 7	(highest priori	ty interrupt)		-						
	•											
	•											
		ipt is Priority 1 ipt source is dis										

REGISTER 7-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

						-				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	QEI2IP2	QEI2IP1	QEI2IP0	—	—		—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—	PSESMIP2	PSESMIP1	PSESMIP0	—	—	—				
bit 7							bit 0			
Legend:										
R = Readable bit W = Writab		W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at POR		'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-12	QEI2IP<2:0>	QEI2 Interrup	t Priority bits							
	111 = Interru	pt is Priority 7 ((highest priorit	y interrupt)						
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interru	pt source is dis	abled							
bit 11-7	Unimplemen	ted: Read as '	0'							
bit 6-4	PSESMIP<2:	0>: PWM Spec	cial Event Sec	ondary Match	Interrupt Priorit	ty bits				
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interru	ot is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 3-0	Unimplemen	ted: Read as '	0'							

REGISTER 7-36: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

	-1: DMAX						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	—
bit 15				•			bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
		AMODE1	AMODE0	—	—	MODE1	MODE0
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	hit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
	ÖN	1 – Dit 13 36t			aleu		lowin
bit 15	CHEN: DMA	Channel Enabl	e bit				
	1 = Channel i	s enabled					
	0 = Channel i	s disabled					
bit 14	SIZE: Data Tr	ansfer Size bit					
	1 = Byte 0 = Word						
bit 13	DIR: Transfer	Direction bit (s	source/destina	tion bus select	t)		
		m DMA RAM a m peripheral a	•				
bit 12		Block Transfer					
5.1.12	1 = Initiates b	lock transfer co lock transfer co	omplete interru	upt when half c	of the data has		
bit 11		Data Periphera	-	-			
		write to periphe			write (DIR bit	must also be cle	ar)
bit 10-6	-	ted: Read as '	0'				
bit 5-4	-	-: DMA Chann		lode Select bit	S		
	11 = Reserve		5				
		al Indirect Add					
	-	Indirect withou Indirect with F					
	-			mode			
hit 3-2	Unimplemen	ted: Read as '					
bit 3-2 bit 1-0				de Select hits			
bit 3-2 bit 1-0	MODE<1:0>:	DMA Channel	Operating Mo		k transfer from	n/to each DMA R	AM buffer)
	MODE<1:0>: 11 = One-Sho	DMA Channel	Operating Mo nodes are ena	abled (one bloc	k transfer from	n/to each DMA R	AM buffer)
	MODE<1:0>: 11 = One-Sho 10 = Continuo 01 = One-Sho	DMA Channel ot, Ping-Pong r	Operating Mo nodes are ena modes are en nodes are disa	abled (one bloc nabled abled	k transfer from	n/to each DMA R	AM buffer)

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	CF: Clock Fail	Detect bit	(read/clear	by application)

- 1 = FSCM has detected clock failure
- 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to the selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to "Oscillator (Part IV)" (DS70307) in the "dsPIC33/PIC24 Family Reference Manual" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70005157) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

FIGURE 15-1: OUTPUT COMPARE x MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
SPIEN	_	SPISIDL	_	_	_				
bit 15							bit 8		
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0		
—	SPIROV	—	—	—		SPITBF	SPIRBF		
bit 7							bit 0		
Legend:		C = Clearable	bit						
R = Readable	e bit	W = Writable b		U = Unimpler	mented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkı	nown		
							-		
bit 15	SPIEN: SPIx	Enable bit							
	1 = Enables ı 0 = Disables	module and cont module	figures SCKx	k, SDOx, SDIx	and SSx as ser	ial port pins			
bit 14	Unimplemen	ted: Read as '0	,						
bit 13	SPISIDL: SP	Ix Stop in Idle M	lode bit						
		ues module ope s module operat			dle mode				
bit 12-7	Unimplemen	ted: Read as '0	,						
bit 6	1 = A new b previous	Ix Receive Over byte/word is cor data in the SPI low has occurre	npletely rece BUF registe		arded; the use	r software has	not read the		
bit 5-2	Unimplemen	ted: Read as '0	,						
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit								
	0 = Transmit SPIxBUF	has not yet star has started, SI location, loadir data from SPIx	PIxTXB is er ng SPIxTXB.	npty. Automati Automatically	•				
bit 0	SPIRBF: SPI	x Receive Buffe	r Full Status	bit					
	0 = Receive data fror	is complete, SP is not complete m SPIxSR to S Flocation, readin	, SPIxRXB is PIxRXB. Aut	tomatically clea					

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS70188) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 device families. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/JS2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA encoder and decoder.

The primary features of the UARTx module are:


- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 10 Mbps to 38 bps at 40 MIPS
- Baud Rates Ranging from 12.5 Mbps to 47 bps at 50 MIPS
- 4-Deep, First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA® Support
- Support for DMA

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1:

SIMPLIFIED UARTX BLOCK DIAGRAM



REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER (CONTINUED)

- bit 1 **RBIF:** RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 0 **TBIF:** TX Buffer Interrupt Flag bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15BP3	F15BP2	F15BP1	F15BP0	F14BP3	F14BP2	F14BP1	F14BP0	
bit 15					·		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F13BP3	F13BP2	F13BP1	F13BP0	F12BP3	F12BP2	F12BP1	F12BP0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown	
bit 15-12	1111 = Filter 1110 = Filter • • • • • • • • • • • • • • • • • • •	RX Buffer Ma hits received ir hits received ir hits received ir hits received ir	n RX FIFO but n RX Buffer 14 n RX Buffer 1 n RX Buffer 0	ffer 1				
bit 11-8	F14BP<3:0>	: RX Buffer Ma	sk for Filter 14	l bits (same va	lues as bits<15	:12>)		
bit 7-4	F13BP<3:0>	: RX Buffer Ma	sk for Filter 13	3 bits (same va	lues as bits<15	:12>)		
bit 3-0	F12BP<3:0>	RX Buffer Ma	sk for Filter 12	2 bits (same va	lues as bits<15	:12>)		

REGISTER 21-15: CxBUFPNT4: ECANx FILTER 12-15 BUFFER POINTER REGISTER 4

REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID<	15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID<	:7:0>			
bit 7							bit (

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| F7MSK1 | F7MSK0 | F6MSK1 | F6MSK0 | F5MSK1 | F5MSK0 | F4MSK1 | F4MSK0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| F3MSK1 | F3MSK0 | F2MSK1 | F2MSK0 | F1MSK1 | F1MSK0 | F0MSK1 | F0MSK1 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bits 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bits (same values as bits<15:14>)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bits (same values as bits<15:14>)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bits (same values as bits<15:14>)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bits (same values as bits<15:14>)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bits (same values as bits<15:14>)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bits (same values as bits<15:14>)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bits (same values as bits<15:14>)

© 2009-2014 Microchip Technology Inc.

REGISTER 22-1: ADCON: ADC CONTROL REGISTER (CONTINUED)

- bit 4 ASYNCSAMP: Asynchronous Dedicated S&H Sampling Enable bit⁽¹⁾
 - 1 = The dedicated S&H is constantly sampling and then terminates sampling as soon as the trigger pulse is detected
 - 0 = The dedicated S&H starts sampling when the trigger event is detected and completes the sampling process in two ADC clock cycles
- bit 3 Unimplemented: Read as '0'
- bit 2-0 ADCS<2:0>: Analog-to-Digital Conversion Clock Divider Select bits⁽¹⁾
 - 111 = FADC/8 110 = FADC/7 101 = FADC/6
 - 100 = FADC/5 011 = FADC/4 (default)
 - 010 = FADC/3
 - 001 = FADC/3001 = FADC/2
 - 000 = FADC/1
- **Note 1:** This control bit can only be changed while the ADC is disabled (ADON = 0).
 - 2: This control bit is only active on devices that have one SAR.

REGISTER 22-7: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

bit 4-0	TRGSRC2<4:0>: Trigger 2 Source Selection bits
	Selects trigger source for conversion of Analog Channels AN5 and AN4.
	11111 = Timer2 period match
	11110 = PWM Generator 8 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = PWM Generator 9 secondary trigger is selected
	10101 = PWM Generator 8 secondary trigger is selected
	10100 = PWM Generator 7 secondary trigger is selected
	10011 = PWM Generator 6 secondary trigger is selected
	10010 = PWM Generator 5 secondary trigger is selected
	10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger is selected
	01111 = PWM Generator 2 secondary trigger is selected
	01110 = PWM Generator 1 secondary trigger is selected
	01101 = PWM secondary Special Event Trigger is selected
	01100 = Timer1 period match
	01011 = PWM Generator 8 primary trigger is selected
	01010 = PWM Generator 7 primary trigger is selected
	01001 = PWM Generator 6 primary trigger is selected
	01000 = PWM Generator 5 primary trigger is selected
	00111 = PWM Generator 4 primary trigger is selected
	00110 = PWM Generator 3 primary trigger is selected
	00101 = PWM Generator 2 primary trigger is selected
	00100 = PWM Generator 1 primary trigger is selected
	00011 = PWM Special Event Trigger is selected
	00010 = Global software trigger is selected
	00001 = Individual software trigger is selected
	00000 = No conversion is enabled

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.


REGISTER 22-9: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3 (CONTINUED)

bit 12-8	TRGSRC7<4:0>: Trigger 7 Source Selection bits
511 12-0	Selects trigger source for conversion of Analog Channels AN15 and 14.
	11111 = Timer2 period match
	11110 = PWM Generator 8 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = PWM Generator 9 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01101 = PWM secondary Special Event Trigger selected
	01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00011 = PWM Special Event Trigger selected
	00010 = Global software trigger selected
	00001 = Individual software trigger selected
	00000 = No conversion is enabled
bit 7	IRQEN6: Interrupt Request Enable 6 bit
	1 = Enables IRQ generation when requested conversion of Channels AN13 and AN12 is completed
	0 = IRQ is not generated
bit 6	PEND6: Pending Conversion Status 6 bit
	1 = Conversion of Channels AN13 and AN12 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	1 = Starts conversion of AN13 and AN12 (if selected by the TRGSRCx<4:0> bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND6 bit is set.
	0 = Conversion has not started

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	/ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

	PDATES (CONTINUED)
Section Name	Update Description
Section 9.0 "Oscillator Configuration"	Removed Section 9.2 "FRC Tuning".
	Removed the PRCDEN, TSEQEN, and LPOSCEN bits from the Oscillator Control Register (see Register 9-1).
	Updated the Oscillator Tuning Register (see Register 9-4).
	Removed the Oscillator Tuning Register 2 and the Linear Feedback Shift Register.
	Updated the default Reset values from R/W-0 to R/W-1 for the SELACLK and APSTSCLR<2:0> bits in the ACLKCON register (see Register 9-5).
	Renamed the ROSIDL bit to ROSSLP in the REFOCON register (see Register 9-6).
Section 10.0 "Power-Saving Features"	Updated the last paragraph of Section 10.2.2 " Idle Mode " to clarify when instruction execution begins.
	Added Note 1 to the PMD1 register (see Register 10-1).
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 16.0 "High-Speed PWM"	Updated the High-Speed PWM Module Register Interconnect Diagram (see Figure 16-2).
	Updated the SYNCSRC<2:0> = 111, 101, and 100 definitions to Reserved in the PTCON and STCON registers (see Register 16-1 and Register 16-5).
	Updated the PWM time base maximum value from 0xFFFB to 0xFFF8 in the PTPER register (Register 16-3).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 1 of the shaded note that follows the MDC register (see Register 16-10).
	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 2 of the shaded note that follows the PDCx and SDCx registers (see Register 16-12 and Register 16-13).
	Added Note 2 and updated the FLTDAT<1:0> and CLDAT<1:0> bits, changing the word 'data' to 'state' in the IOCONx register (see Register 16-19).
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Updated the TRGSRCx<4:0> = 01101 definition from Reserved to PWM secondary special event trigger selected, and updated Note 1 in the ADCP0-ADCP6 registers (see Register 22-6 through Register 22-12).
Section 24.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 24.1 "Configuration Bits".

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Internet Address	455
Interrupts	
Alternate Interrupt Vector Table (AIVT)	123
Control and Status Registers	127
Interrupt Control and Status Registers	
IECx	127
IFSx	127
INTCON1	127
INTCON2	
INTTREG	127
IPCx	127
Interrupt Vector Table (IVT)	123
Reset Sequence	123
Setup Procedures	178
Initialization	178
Interrupt Disable	178
Interrupt Service Routine	178
Trap Service Routine	178

J
JTAG Boundary Scan Interface
JTAG Interface
L
Leading-Edge Blanking (LEB)
LPRC Oscillator
Use with WDT
Μ
Memory Organization
Microchip Internet Web Site
Migrating from dsPIC33FJ06GS101/X02 and
dsPIC33FJ16GSX02/X04 to dsPIC33FJ32GS406/606/
608/610 and dsPIC33FJ64GS406/606/608/610
Devices
Migration
Analog Comparators Connection
Device Pins and Peripheral Pin Select (PPS)
Fault and Current-Limit Control Signal
Source Selection
Leading-Edge Blanking (LEB)
Modes of Operation
Disable
Initialization
Listen All Messages
Listen Only287
Loopback
Modulo Addressing101
Applicability
Operation Example 101
Start and End Address101
W Address Register Selection 101
MPLAB Assembler, Linker, Librarian
MPLAB ICD 3 In-Circuit Debugger
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLAB X Integrated Development
Environment Software
MPLAB X SIM Software Simulator
MPLIB Object Librarian
MPLINK Object Linker

0
Open-Drain Configuration
Oscillator Configuration
Control Registers
Output Compare
Modes
P
Packaging 427
Details
Marking
Peripheral Module Disable (PMD)
PICkit 3 In-Circuit Debugger/Programmer
Pinout I/O Descriptions (table)
Power Save Instructions
Coincident Interrupts
Power-on Reset (POR)
Power-Saving Features
Clock Frequency
Clock Switching
Power-up Timer (PWRT)
Program Address Space
Construction
Data Access from Program Memory
Using PSV 107
Data Access from Program Memory Using
Table Instructions
Data Access from, Address Generation
Memory Maps
Table Read High Instructions
TBLRDH
Table Read Low Instructions
TBLRDL
Visibility Operation
Program Memory
Interrupt Vector
Organization
Reset Vector
Programmer's Model
PWM
Power-Saving Features 204
Q

Quadrature Encoder Interface	; (QEI)	261
------------------------------	---------	-----

R	
RCON Register	
Use of Status Bits 1	22
Register Maps	
Analog Comparator Control	91
Change Notification (dsPIC33FJ32GS406/606 and	
dsPIC33FJ64GS406/606 Devices)	54
Change Notification (dsPIC33FJ32GS608/610 and	
dsPIC33FJ64GS608/610 Devices)	54
CPU Core	52
DMA	88
ECAN1 (WIN (C1CTRL1) = 0 or 1)	89
ECAN1 (WIN (C1CTRL1) = 0)	89
ECAN1 (WIN (C1CTRL1) = 1)	90
High-Speed 10-Bit ADC Module (dsPIC33FJ32GS608	
and dsPIC33FJ64GS608 Devices)	85