



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs406t-50i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Pin Diagrams (Continued)



Pin Name	Pin Type	Buffer Type	Description
FLT1-FLT23	I	ST	Fault inputs to PWM module.
SYNCI1-SYNCI4	I	ST	External synchronization signal to PWM master time base.
SYNCO1-SYNCO2	0	—	PWM master time base for external device synchronization.
PWM1L	0	—	PWM1 low output.
PWM1H	0	—	PWM1 high output.
PWM2L	0	—	PWM2 low output.
PWM2H	0	—	PWM2 high output.
PWM3L	0	—	PWM3 low output.
PWM3H	0	—	PWM3 high output.
PWM4L	0	—	PWM4 low output.
PWM4H	0	—	PWM4 high output.
PWM5L	0	—	PWM5 low output.
PWM5H	0	—	PWM5 high output.
PWM6L	0	—	PWM6 low output.
PWM6H	0	—	PWM6 high output.
PWM7L	0	—	PWM7 low output.
PWM7H	0	—	PWM7 high output.
PWM8L	0	—	PWM8 low output.
PWM8H	0	—	PWM8 high output.
PWM9L	0	—	PWM9 low output.
PWM9H	0	—	PWM9 high output.
PGED1	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1	I	ST	Clock input pin for Programming/Debugging Communication Channel
PGED2	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2	I	ST	Clock input pin for Programming/Debugging Communication Channel
PGED3	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3	I	ST	Clock input pin for Programming/Debugging Communication Channel
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	P	Positive supply for analog modules.
AVSS	Р	Р	Ground reference for analog modules.
/DD	Р	—	Positive supply for peripheral logic and I/O pins.
√CAP	Р	—	CPU logic filter capacitor connection.
/ss	Р	—	Ground reference for logic and I/O pins.
<b>_egend:</b> CMOS = CM ST = Schmit			

TABLE 1-1:	<b>PINOUT I/O DESCRIPTIONS (</b>	
TADLE IT.	FINOUT #O DESCRIFTIONS (	CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic P = Power

© 2009-2014 Microchip Technology Inc.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a cata-strophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS Register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation:
- When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

### 3.6.3 ACCUMULATOR 'WRITE-BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

• W13, Register Direct:

The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.

• [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

### 3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see Section 3.6.3.2 "Data Space Write Saturation"). For the MAC class of instructions, the accumulator write-back operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_		—		_	_	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	—	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF		_	_	—	INT1IF	CNIF		MI2C1IF	SI2C1IF	0000
IFS2	0088	_	_	-	_	_	_	_	_	_	IC4IF	IC3IF	_	-	_	SPI2IF	SPI2EIF	0000
IFS3	008A	_	_	-	_	_	QEI1IF	PSEMIF	_	_	INT4IF	INT3IF	_	-	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	_	_	-	_	_	_	PSESMIF	_	_	_	_	_	-	U2EIF	U1EIF	_	0000
IFS5	008E	PWM2IF	PWM1IF	ADCP12IF	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
IFS6	0090	ADCP1IF	ADCP0IF	-	_	_	_	_	_	_	_	_	_	PWM6IF	PWM5IF	PWM4IF	PWM3IF	0000
IFS7	0092	_	_	-	_	_	_	_	_	_	_	ADCP7IF	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF	0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_	_	_	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	_	-	_	_	_	_	_	_	IC4IE	IC3IE	_	-	_	SPI2IE	SPI2EIE	0000
IEC3	009A	_	_	_	_	_	QEI1IE	PSEMIE	_	_	INT4IE	INT3IE	_	-	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	_	—	—	—	_	_	PSESMIE	_	—	_	—	_	_	U2EIE	U1EIE	—	0000
IEC5	009E	PWM2IE	PWM1IE	ADCP12IE	—	_	_	—	_	—	_	—	_	_	_	—	—	0000
IEC6	00A0	_	ADCP0IE	—	—	_	_	—	_	—	_	—	_	PWM6IE	PWM5IE	PWM4IE	PWM3IE	0000
IEC7	00A2		_	-	_	_	_	_	_	_	_	ADCP7IE	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4		T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	-	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6		T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	-	_	_	_	4440
IPC2	00A8		U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	-	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA		_	-	_	_	_	_	_	_	ADIP2	ADIP1	ADIP0	-	U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	_	_	_	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	-	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE	_	_	-	_	_	_	_	_	_	_	_	_	-	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	-	_	_	_	4440
IPC7	00B2	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	-	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	_	_	_	_	_	_	_	_	_	SPI2IP2	SPI2IP1	SPI2IP0	-	SPI2EIP2	SPI2EIP1	SPI2EIP0	0044
IPC9	00B6	_	—	—	—	_	IC4IP2	IC4IP1	IC4IP0	—	IC3IP2	IC3IP1	IC3IP0	_	_	—	—	0440
IPC12	00BC	_	—	—	—	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	—	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	—	—	0440
IPC13	00BE	—	—	—	—	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	—	—	—	0440
IPC14	00C0	_	—	_	_	—	QEI1IP2	QEI1IP1	QEI1IP0	_	PSEMIP2	PSEMIP1	PSEMIP0	_	—	_	—	0440
IPC16	00C4	_	—	_	_	—	U2EIP2	U2EIP1	U2EIP0	—	U1EIP2	U1EIP1	U1EIP0	—	—	—	—	0440
IPC18	00C8	_	—	—	—	—	—	—	—	—	PSESMIP2	PSESMIP1	PSESMIP0	_	—	_	—	0040
IPC23	00D2	_	PWM2IP2	PWM2IP1	PWM2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0	_	_	_	_	_	_	_	_	4400

#### TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES

© 2009-2014 Microchip Technology Inc.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	_	ADSIDL	SLOWCLK	_	GSWTRG	-	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS2	ADCS1	ADCS0	0003
ADPCFG	0302								P	CFG<15:0	>			•	•		•	0000
ADPCFG2	0304	_	_	—	_	_	_	_	_	—	_	—	_	_	_	PCFG	<17:16>	0000
ADSTAT	0306	—	—	_	P12RDY	_	_	_	P8RDY	P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY	0000
ADBASE	0308								ADBASE<	:15:1>							_	0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1	TRGSRC14	TRGSRC13	TRGSRC12	TRGSRC11	TRGSRC10	IRQEN0	PEND0	SWTRG0	TRGSRC04	TRGSRC03	TRGSRC02	TRGSRC01	TRGSRC00	0000
ADCPC1	030C	IRQEN3	PEND3	SWTRG3	TRGSRC34	TRGSRC33	TRGSRC32	TRGSRC31	TRGSRC30	IRQEN2	PEND2	SWTRG2	TRGSRC24	TRGSRC23	TRGSRC22	TRGSRC21	TRGSRC20	0000
ADCPC2	030E	IRQEN5	PEND5	SWTRG5	TRGSRC54	TRGSRC53	TRGSRC52	TRGSRC51	TRGSRC50	IRQEN4	PEND4	SWTRG4	TRGSRC44	TRGSRC43	TRGSRC42	TRGSRC41	TRGSRC40	0000
ADCPC3	0310	IRQEN7	PEND7	SWTRG7	TRGSRC74	TRGSRC73	TRGSRC72	TRGSRC71	TRGSRC70	IRQEN6	PEND6	SWTRG6	TRGSRC64	TRGSRC63	TRGSRC62	TRGSRC61	TRGSRC640	0000
ADCPC4	0312	-			_	_	-	_	_	IRQEN8	PEND8	SWTRG8	TRGSRC84	TRGSRC83	TRGSRC82	TRGSRC81	TRGSRC80	0000
ADCPC6	0316	-			_	_	-	_	_	IRQEN12	PEND12	SWTRG12	TRGSRC124	TRGSRC123	TRGSRC122	TRGSRC121	TRGSRC120	0000
ADCBUF0	0340								ADO	C Data Buff	er 0							xxxx
ADCBUF1	0342								ADO	C Data Buff	er 1							xxxx
ADCBUF2	0344		ADC Data Buffer 2													xxxx		
ADCBUF3	0346		ADC Data Buffer 3												xxxx			
ADCBUF4	0348								ADO	C Data Buff	er 4							xxxx
ADCBUF5	034A								ADO	C Data Buff	er 5							xxxx
ADCBUF6	034C								ADO	C Data Buff	er 6							xxxx
ADCBUF7	034E								ADO	C Data Buff	er 7							xxxx
ADCBUF8	0350								ADO	C Data Buff	er 8							xxxx
ADCBUF9	0352								ADO	C Data Buff	er 9							xxxx
ADCBUF10	0354								ADC	Data Buffe	er 10							xxxx
ADCBUF11	0356								ADC	Data Buffe	er 11							xxxx
ADCBUF12	0358								ADC	Data Buffe	er 12							xxxx
ADCBUF13	035A		ADC Data Buffer 13 x											xxxx				
ADCBUF14	035C		ADC Data Buffer 14 x											xxxx				
ADCBUF15	035E								ADC	Data Buffe	er 15							xxxx
ADCBUF16	0360								ADC	Data Buffe	er 16							xxxx
ADCBUF17	0362								ADC	Data Buffe	er 17							xxxx
ADCBUF24	0370								ADC	Data Buffe	er 24							xxxx
ADCBUF25	0372								ADC	Data Buffe	er 25							xxxx

#### TABLE 4-33: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-45: PORTC REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		TRISC	C<15:12>		_	_	_	_	_	_	_	_	_	TRISC	<2:1>	_	F006
PORTC	02D2		RC<	15:12>		_	_	_	_	_	_	_	_	_	RC<2	2:1>	_	xxxx
LATC	02D4		LATC	<15:12>		_	_			-		_	-	_	LATC<	<2:1>		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-46: PORTC REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		TRISC	<15:12>		_	—	_	_			_	_	—	_	_	_	F000
PORTC	02D2		RC<	15:12>		_	_	_	_	_	_	_	_	_	_	_	_	xxxx
LATC	02D4		LATC	<15:12>			—			—	_	_		—	—		—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-47: PORTD REGISTER MAP FOR dsPIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8								TRISD	<15:0>								FFFF
PORTD	02DA								RD<	15:0>								xxxx
LATD	02DC		LATD<15:0> 01									0000						
ODCD	02DE		ODCD<15:0> (										0000					

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-48: PORTD REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8	_	_	_	_						TRISE	0<11:0>						OFFF
PORTD	02DA		_	_	_						RD<	:11:0>						xxxx
LATD	02DC	_	_	_	—	LATD<11:0>							0000					
ODCD	02DE	_	_	_	_	ODCD<11:0>								0000				

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.




TABLE	4-07:	BII-RE	VERSE	D ADDRESS SEQU	ENCE (	16-ENI	RY)		
		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### TABLE 4-67: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming open	rations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first program	memory location to be written
;	program memo	ry selected, and writes en	nabled
	MOV	#0x0000, W0	i
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to writ	te the latches
;	0th_program_	word	
	MOV	<pre>#LOW_WORD_0, W2</pre>	;
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	i
	MOV	#HIGH_BYTE_1, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	_word	
	MOV	#LOW_WORD_2, W2	;
	MOV	<pre>#HIGH_BYTE_2, W3</pre>	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	_word	
	MOV	#LOW_WORD_31, W2	i
	MOV	#HIGH_BYTE_31, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
1			

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	i
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	_	—				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	IC4IF	IC3IF	DMA3IF	C1IF <sup>(1)</sup>	C1RXIF <sup>(1)</sup>	SPI2IF	SPI2EIF				
bit 7		10011	Divition	0111	Onota	01 1211	bit (				
							_				
<b>Legend:</b> R = Readab	le hit	W = Writable	bit	II – I Inimpler	mented bit, read	as '0'					
-n = Value a		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$		x = Bit is unki	าดพท				
			-								
bit 15-7	Unimplement	ted: Read as	0'								
bit 6	IC4IF: Input C	apture Chanr	el 4 Interrupt F	-lag Status bit							
	1 = Interrupt r	equest has oc	curred	-							
	0 = Interrupt r	equest has no	t occurred								
bit 5		IC3IF: Input Capture Channel 3 Interrupt Flag Status bit									
	1 = Interrupt r	•									
bit 4	0 = Interrupt r	•		omploto Intorr	upt Flag Status b	<b>.</b>					
DIL 4	1 = Interrupt r				upt Flag Status I	JIL					
	0 = Interrupt r										
bit 3	C1IF: ECAN1	Event Interru	pt Flag Status	bit <sup>(1)</sup>							
	1 = Interrupt r										
	0 = Interrupt r	•			(4)						
bit 2			vent Interrupt	Flag Status bit	<sub>(</sub> (1)						
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 1	-	-	ot Flag Status b	hit							
	1 = Interrupt r	•	•								
	0 = Interrupt r										
bit 0	SPI2EIF: SPI2	2 Error Interru	pt Flag Status	bit							
	1 = Interrupt r										
	0 = Interrupt r	equest has no	t occurred								

### REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

**Note 1:** Interrupts are disabled on devices without ECAN<sup>™</sup> modules.

REGISTER 7-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0								
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	
pit 15							bi	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	<b>INTOIE</b>	
pit 7							bi	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown	
	-						-	
oit 15	Unimplemen	ted: Read as '	י'					
oit 14	DMA1IE: DM	A Channel 1 D	ata Transfer C	complete Interr	upt Enable bit			
		request is enab request is not e						
oit 13	ADIE: ADC1	Conversion Co	mplete Interru	pt Enable bit				
		request is enab						
	-	request is not e						
oit 12		RT1 Transmitter		ible bit				
		request is enab request is not e						
oit 11	-	RT1 Receiver Ir		e hit				
	1 = Interrupt ı	request is enab request is not e	led					
oit 10	-	Event Interrup						
		request is enab						
	0 = Interrupt i	request is not e	nabled					
oit 9	SPI1EIE: SPI	1 Event Interru	pt Enable bit					
		request is enab request is not e						
oit 8	T3IE: Timer3	Interrupt Enabl	e bit					
		request is enab request is not e						
oit 7	T2IE: Timer2	Interrupt Enabl	e bit					
	•	request is enab						
	•	request is not e						
oit 6	-	ut Compare Ch		upt Enable bit				
		request is enab request is not e						
oit 5	•	Capture Channe		-nable hit				
	1 = Interrupt i	request is enab	led					
oit 4		A Channel 0 Da		omplete Interr	upt Enable bit			
		request is enab						
		request is not e						
oit 3	T1IE: Timer1	Interrupt Enabl	e bit					
	1 = Interrupt i	roquest is enab	امط					

#### DECISTED 7 12 INTERDURT ENARLE CONTROL DECISTER A

### REGISTER 16-12: PDCx: PWM GENERATOR DUTY CYCLE x REGISTER<sup>(1,2,3)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$			it	U = Unimplemented bit, read as '0'			
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

#### bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

- **Note 1:** In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.
  - **2:** The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period 0x0009.
  - **3:** As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), PWM duty cycle resolution will increase from 1 to 3 LSBs.

### REGISTER 16-13: SDCx: PWM SECONDARY DUTY CYCLE x REGISTER<sup>(1,2,3)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				5x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$			it	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-0 **SDCx<15:0>:** Secondary Duty Cycle bits for PWMxL Output Pin

- **Note 1:** The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.
  - **2:** The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period 0x0009.
  - **3:** As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), PWM duty cycle resolution will increase from 1 to 3 LSBs.


	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
	—	—	—	-	IMV1	IMV0	CEID				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
QEOUT	QECK2	QECK1	QECK0	—							
bit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-11	Unimplemen	ted: Read as '	0'								
bit 10-9	IMV<1:0>: Inc	dex Match Valu	ie bits								
	These bits allow the user application to specify the state of the QEAx and QEBx input pins during a										
	index pulse when the POSxCNT register is to be reset.										
	In x4 Quadrature Count Mode:										
	IMV1 = Required state of Phase B input signal for match on index pulse IMV0 = Required state of Phase A input signal for match on index pulse										
	INVU = Required state of Phase A input signal for match on index pulse In x2 Quadrature Count Mode:										
	In x2 Quadrat	ure Count Mod	-	ignarior mator							
			le:	-							
	IMV1 = Selec	ts phase input	<u>le:</u> signal for inde	ex state match	(0 = Phase A, 2)	L = Phase B)					
bit 8	IMV1 = Selec IMV0 = Requi	ts phase input	<u>le:</u> signal for inde e selected pha	ex state match	(0 = Phase A, 2	L = Phase B)					
bit 8	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count	ts phase input ired state of the	<u>le:</u> signal for inde selected pha Disable bit	ex state match ase input signa	(0 = Phase A, 2	L = Phase B)					
bit 8	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count 1 = Interrupts	ts phase input ired state of the Error Interrupt	l <u>e:</u> signal for inde selected pha Disable bit rrors are disa	ex state match ase input signa	(0 = Phase A, 2	L = Phase B)					
bit 8 bit 7	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count 1 = Interrupts 0 = Interrupts	ts phase input ired state of the Error Interrupt due to count e	le: signal for inde selected pha Disable bit errors are disa errors are ena	ex state match ase input signa bled bled	(0 = Phase A, a	L = Phase B)					
	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count 1 = Interrupts 0 = Interrupts <b>QEOUT:</b> QEA 1 = Digital filte	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are e	de: signal for inde selected pha Disable bit errors are disa errors are ena < Pin Digital F enabled	ex state match ase input signa bled bled ilter Output En	(0 = Phase A, a al for match on in nable bit	L = Phase B)					
	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count 1 = Interrupts 0 = Interrupts <b>QEOUT:</b> QEA 1 = Digital filte	ts phase input ired state of the Error Interrupt due to count e due to count e xv/QEBx/INDX	de: signal for inde selected pha Disable bit errors are disa errors are ena < Pin Digital F enabled	ex state match ase input signa bled bled ilter Output En	(0 = Phase A, a al for match on in nable bit	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	ts phase input ired state of the Error Interrupt due to count e due to count e xx/QEBx/INDX er outputs are e er outputs are o	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in nable bit	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	ts phase input ired state of the Error Interrupt due to count e due to count e xx/QEBx/INDXx er outputs are e er outputs are o QEAx/QEBx/II	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi <b>CEID:</b> Count 1 = Interrupts 0 = Interrupts <b>QEOUT:</b> QEA 1 = Digital filte 0 = Digital filte <b>QECK&lt;2:0&gt;:</b> 111 = 1:256 of 110 = 1:128 of	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are e er outputs are o QEAx/QEBx/II clock divide clock divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:64 ch	ts phase input ired state of the Error Interrupt due to count e due to count e ax/QEBx/INDX er outputs are e er outputs are o QEAx/QEBx/II clock divide clock divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:64 ch 100 = 1:32 ch	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are e er outputs are o QEAx/QEBx/II clock divide clock divide ock divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:32 ch 011 = 1:16 ch	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are o QEAx/QEBx/If clock divide ock divide ock divide ock divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
bit 7	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 101 = 1:128 c 101 = 1:32 ch 011 = 1:16 ch 010 = 1:4 clo	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are o QEAx/QEBx/II clock divide ock divide ock divide ock divide ock divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					
	IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:32 ch 011 = 1:16 ch	ts phase input ired state of the Error Interrupt due to count e due to count e x/QEBx/INDX er outputs are e er outputs are o QEAx/QEBx/II clock divide clock divide ock divide ock divide ck divide ck divide	de: signal for inde selected pha Disable bit errors are disa errors are ena c Pin Digital F enabled disabled (norr	ex state match ase input signa bled bled ilter Output En nal pin operati	(0 = Phase A, a al for match on in hable bit on)	L = Phase B)					

### REGISTER 17-2: DFLTxCON: DIGITAL FILTER x CONTROL REGISTER

### REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware is set or clear after reception of an I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive is complete, I2CxRCV is full</li> <li>0 = Receive is not complete, I2CxRCV is empty</li> <li>Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads</li> <li>I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit is complete, I2CxTRN is empty</li> <li>Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of the data transmission.</li> </ul>

### FIGURE 21-1: ECANx MODULE BLOCK DIAGRAM



# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
CMPON		CMPSIDL	_	—	_	_	DACOE
bit 15						·	bit
				54446			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
INSEL1	INSEL0	EXTREF		CMPSTAT	—	CMPPOL	RANGE
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		nparator Opera	•	it			
		ator module is e		uces power con	cumption)		
bit 14	-	ited: Read as '	-	uces power con	sumption		
bit 13	-	omparator Stop		o hit			
DIL 13				n device enters	Idle mode		
		s module oper			iule mode.		
					set to '1' disa	bles <b>ALL</b> compa	rators while
	Idle mode.						
bit 12-9	Unimplemented: Read as '0'						
bit 8		C Output Enabl					
				DACOUT pin <sup>(1)</sup> d to the DACOU	T pin		
bit 7-6	INSEL<1:0>:	Input Source S	Select for Co	mparator bits			
		CMPxD input p					
		CMPxC input p					
		CMPxB input p CMPxA input p					
bit 5		able External R					
					mum DAC v	oltage determine	d by extern
	voltage s	-				onago actornino	
		reference sour bit setting)	ces provide	reference to D	AC (maximur	n DAC voltage o	determined b
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	CMPSTAT: C	urrent State of	Comparator	Output Including	CMPPOL S	election bit	
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	CMPPOL: Co	omparator Outp	ut Polarity C	Control bit			
	1 = Output is		-				
	0 = Output is	non-inverted					
bit 0	RANGE: Sele	ects DAC Outp	ut Voltage Ra	ange bit			
	0	ge: Max DAC \ ge: Max DAC \		0/2, 1.65V at 3.3 ⊑⊑	V AVdd		
		ye. iviax DAC V					
Note 1: DA	COUT can be a	associated only	with a single	e comparator at	any given tim	e. The software r	must ensure

### REGISTER 23-1: CMPCONX: COMPARATOR CONTROL x REGISTER

© 2009-2014 Microchip Technology Inc.

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,						
	refer to the "16-bit MCU and DSC						
	Programmer's Reference Manual"						
	(DS70157).						

Field	Description					
#text	Means "literal defined by text"					
(text)	Means "content of text"					
[text]	Means "the location addressed by text"					
{ }	Optional field or operation					
<n:m></n:m>	Register bit field					
.b	Byte mode selection					
.d	Double-Word mode selection					
.S	Shadow register select					
.w	Word mode selection (default)					
Acc	One of two accumulators {A, B}					
AWB	Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}					
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$					
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero					
Expr	Absolute address, label or expression (resolved by the linker)					
f	File register address ∈ {0x00000x1FFF}					
lit1	1-bit unsigned literal ∈ {0,1}					
lit4	4-bit unsigned literal ∈ {015}					
lit5	5-bit unsigned literal ∈ {031}					
lit8	8-bit unsigned literal ∈ {0255}					
lit10	10-bit unsigned literal $\in$ {0255} for Byte mode, {0:1023} for Word mode					
lit14	14-bit unsigned literal ∈ {016384}					
lit16	16-bit unsigned literal ∈ {065535}					
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'					
None	Field does not require an entry, can be blank					
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate					
PC	Program Counter					
Slit10	10-bit signed literal ∈ {-512511}					
Slit16	16-bit signed literal ∈ {-3276832767}					
Slit6	6-bit signed literal ∈ {-1616}					
Wb	Base W register ∈ {W0W15}					
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }					
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }					
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)					

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage <sup>(4)</sup>	3.0		3.6	V	Industrial and extended
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	—	_	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V	
DC17	SVDD	<b>VDD Rise Rate<sup>(3)</sup></b> to Ensure Internal Power-on Reset Signal	0.03	—	_	V/ms	0-3.0V in 0.1s

### TABLE 27-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

**3:** These parameters are characterized but not tested in manufacturing.

**4:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. See Parameter BO10 in Table 27-11 for the BOR values.

AC CHA	RACTERI	STICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5		μs		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5		μS		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode <sup>(1)</sup>	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode <sup>(1)</sup>	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns		
	Setup Time	400 kHz mode	100		ns			
			1 MHz mode <sup>(1)</sup>	100		ns		
IS26	THD:DAT	Data Input	100 kHz mode	0		μs		
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode <sup>(1)</sup>	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μs	Start condition	
			1 MHz mode <sup>(1)</sup>	0.25		μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated	
			1 MHz mode <sup>(1)</sup>	0.25		μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs		
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode <sup>(1)</sup>	0.6		μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns		
		Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode <sup>(1)</sup>	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns		
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode <sup>(1)</sup>	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3	_	μS	before a new transmission	
			1 MHz mode <sup>(1)</sup>	0.5		μS	can start	
S50	Св	Bus Capacitive Lo	ading	_	400	pF		

### TABLE 27-39: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

## APPENDIX A: MIGRATING FROM dsPIC33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 TO dsPIC33FJ32GS406/606/608/610 AND dsPIC33FJ64GS406/606/608/610 DEVICES

This appendix provides an overview of considerations for migrating from the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of devices to the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family of devices. The code developed for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices can be ported dsPIC33FJ32GS406/606/608/610 to the and dsPIC33FJ64GS406/606/608/610 devices after making the appropriate changes outlined below.

### A.1 Device Pins and Peripheral Pin Select (PPS)

On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, some peripherals such as the Timer, Input Capture, Output Compare, UART, SPI, External Interrupts, Analog Comparator Output, as well as the PWM4 pin pair, were mapped to physical pins via Peripheral Pin Select (PPS) functionality. On dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, these peripherals are hard-coded to dedicated pins. Because of this, as well as pinout differences between the two devices families, software must be updated to utilize peripherals on the desired pin locations.

### A.2 High-Speed PWM

### A.2.1 FAULT AND CURRENT-LIMIT CONTROL SIGNAL SOURCE SELECTION

Fault and Current-Limit Control Signal Source selection has changed between the two families of devices. On dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 00000 = Fault 1
- 00001 = Fault 2
- 00010 = Fault 3
- 00011 = Fault 4
- 00100 = Fault 5
- 00101 = Fault 6
- 00110 = Fault 7
- 00111 = Fault 8

On dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, Fault1 through Fault8 were assigned to Fault and Current-Limit Controls with the following values:

- 01000 = Fault 1
- 01001 = Fault 2
- 01010 = Fault 3
- 01011 = Fault 4
- 01100 = Fault 5
- 01101 = Fault 6
- 01110 = Fault 7
- 01111 = Fault 8

### A.2.2 ANALOG COMPARATORS CONNECTION

Connection of analog comparators to the PWM Fault and Current-Limit Control Signal Sources on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices is performed by assigning a comparator to one of the Fault sources via the virtual PPS pins, and then selecting the desired Fault as the source for Fault and Current-Limit Control. On dsPIC33FJ32GS406/ 606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, analog comparators have a direct connection to Fault and Current-Limit Control, and can be selected with the following values for the CLSRC or FLTSRC bits:

- 00000 = Analog Comparator 1
- 00001 = Analog Comparator 2
- 00010 = Analog Comparator 3
- 00011 = Analog Comparator 4

### A.2.3 LEADING-EDGE BLANKING (LEB)

The Leading-Edge Blanking Delay (LEB) bits have been moved from the LEBCOx register on dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices to the LEBDLYx register on dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices.

# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Dusseldorf** Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14