

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs406t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS608/610 AND dsPIC33FJ64GS608/610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	—	-		CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ32GS406/606 AND dsPIC33FJ64GS406/606 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	-	_	-	-			_	CN23IE	CN22IE	_		-	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	CN23PUE	CN22PUE	_	_	_	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-66: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared by both source and destination
	(but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through Register Indirect tables.

The two-source operand, prefetch registers must be members of the set: {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the MAC class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

One row of program Flash memory can be programmed at a time. To achieve this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOPx bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCO	N for block erase operation		
MOV	#0x4042, W0	;	
MOV	W0, NVMCON	;	Initialize NVMCON
; Init pointer	to row to be ERASED		
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
TBLWTL	W0, [W0]	;	Set base address of erase block
DISI	#5	;	Block all interrupts with priority <7
		;	for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

REGISTER 7-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0												
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE					
oit 15							bi					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE					
bit 7							bi					
Legend:												
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'						
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown					
bit 15	Unimplemen	ted: Read as '0)'									
bit 14	DMA1IE: DM	A Channel 1 Da	ata Transfer C	complete Interr	upt Enable bit							
		request is enabl request is not e										
bit 13	ADIE: ADC1	Conversion Co	mplete Interru	pt Enable bit								
		request is enabl										
	-	request is not e										
pit 12		RT1 Transmitter		ible bit								
		request is enabl request is not e										
bit 11	•	RT1 Receiver In		e hit								
	1 = Interrupt	request is enabl request is not e	led									
bit 10	-	Event Interrupt										
		request is enabl										
	-	request is not e										
bit 9		1 Event Interru										
		request is enabl request is not e										
bit 8	-	Interrupt Enabl										
	1 = Interrupt	request is enabling the request is not enabling the request is not enabling the request is not enabled to the request is not e	ed									
bit 7	•	Interrupt Enabl										
		request is enabl										
		request is not e										
bit 6	OC2IE: Outpo	ut Compare Cha	annel 2 Interro	upt Enable bit								
		request is enabl										
ait E	•	request is not en		-nabla bit								
bit 5	1 = Interrupt	Capture Channe request is enabl	led	Inable bit								
h:+ 1	•	request is not e		omplete lete	unt Enable bit							
bit 4		A Channel 0 Da		omplete Interr	upt Enable bit							
		request is enabl request is not ei										
bit 3	-	Interrupt Enabl										
		request is enabl										
	0 = Interrupt											

DECISTED 7 12 INTERDURT ENARLE CONTROL DECISTER A

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—	PWM2IP2	PWM2IP1	PWM2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—			—	—		—					
bit 7							bit C					
Legend:												
R = Readab		W = Writable		•	mented bit, read							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown						
bit 15	-	ted: Read as '										
bit 14-12		>: PWM2 Inter										
	111 = Interru	pt is Priority 7 ((highest priority	/)								
	•											
	•											
	• 001 = Interrupt is Priority 1											
	000 = Interrupt source is disabled											
bit 11	Unimplemen	ted: Read as '	0'									
bit 10-8	PWM1IP<2:0	>: PWM1 Inter	rupt Priority bi	ts								
	111 = Interru	pt is Priority 7 (highest priority	/)								
	•			,								
	•											
	•	ntin Deinstert										
		pt is Priority 1 pt source is dis	abled									
bit 7-0		ited: Read as '										
			-									

REGISTER 7-39: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_	AC2IP2	AC2IP1	AC2IP0	_	PWM9IP2	PWM9IP1	PWM9IP0						
bit 15							bit						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—	PWM8IP2	PWM8IP1	PWM8IP0	—	PWM7IP2	PWM7IP1	PWM7IP0						
bit 7							bit						
Legend:													
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, read	1 as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is c		x = Bit is unkr	nown						
bit 15	Unimplemen	ted: Read as '	0'										
bit 14-12	AC2IP<2:0>:	Analog Compa	arator 2 Interro	upt Priority bit	S								
	111 = Interru	pt is Priority 7 ((highest priorit	y)									
	•												
	•												
	001 = Interru	pt is Priority 1											
	000 = Interru	pt source is dis	abled										
bit 11	Unimplemen	ted: Read as '	0'										
bit 10-8	PWM9IP<2:0>: PWM9 Interrupt Priority bits												
	111 = Interru	pt is Priority 7 ((highest priorit	y)									
	•												
	•												
	001 = Interru	pt is Priority 1											
	000 = Interru	pt source is dis	abled										
bit 7	Unimplemen	ted: Read as '	0'										
bit 6-4	PWM8IP<2:0	>: PWM8 Inter	rupt Priority b	its									
	111 = Interru	pt is Priority 7 ((highest priorit	y)									
	•												
	•												
	001 = Interru	pt is Priority 1											
	000 = Interru	pt source is dis	abled										
bit 3	Unimplemen	ted: Read as '	0'										
bit 2-0	PWM7IP<2:0	>: PWM7 Inter	rupt Priority b	its									
	111 = Interru	pt is Priority 7 ((highest priorit	y)									
	•												
	•												
	001 = Interru	pt is Priority 1											

REGISTER 7-41: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

NOTES:

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3(1)	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as	
	'0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = I	Bit is unknown

bit 15	PTEN: PWM Module Enable bit
	 1 = PWM module is enabled 0 = PWM module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	PTSIDL: PWM Time Base Stop in Idle Mode bit
	 1 = PWM time base halts in CPU Idle mode 0 = PWM time base runs in CPU Idle mode
bit 12	SESTAT: Special Event Interrupt Status bit
	1 = Special event interrupt is pending0 = Special event interrupt is not pending
bit 11	SEIEN: Special Event Interrupt Enable bit
	 1 = Special event interrupt is enabled 0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	 1 = Active Period register is updated immediately 0 = Active Period register updates occur on PWM cycle boundaries
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCIx/SYNCO1 polarity is inverted (active-low)0 = SYNCIx/SYNCO1 is active-high
bit 8	SYNCOEN: Primary Time Base Synchronization Enable bit ⁽¹⁾
	1 = SYNCO1 output is enabled0 = SYNCO1 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾
	 1 = External synchronization of primary time base is enabled 0 = External synchronization of primary time base is disabled
bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits ⁽¹⁾
	111 = Reserved 101 = Reserved 100 = Reserved 011 = SYNCI4 010 = SYNCI3 001 = SYNCI2 000 = SYNCI1
Note 1.	These bits should be shanged only when DTEN. A In addition when using the SVNChy facture, the

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

REGISTER 10-2. FIGURE. FWW GLOCK DIVIDER SELECT REGISTER 2	REGISTER 16-2:	PTCON2: PWM CLOCK DIVIDER SELECT REGISTER 2
--	----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCLKDIV<2:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at Po	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown

bit 15-3 Unimplemented: Read as '0'

- bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits⁽¹⁾
 - 111 = Reserved
 - 110 = Divide-by-64, maximum PWM timing resolution
 - 101 = Divide-by-32, maximum PWM timing resolution
 - 100 = Divide-by-16, maximum PWM timing resolution
 - 011 = Divide-by-8, maximum PWM timing resolution
 - 010 = Divide-by-4, maximum PWM timing resolution
 - 001 = Divide-by-2, maximum PWM timing resolution
 - 000 = Divide-by-1, maximum PWM timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-3: PTPER: PWM PRIMARY MASTER TIME BASE PERIOD REGISTER^(1,2)

Legend: R = Readable bit		W = Writable bit			nented bit, read		
bit 7							bit 0
			PTPE	R<7:0>			
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			PTPE	R<15:8>			
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

Note 1: The PWM time base has a minimum value of 0x0010 and a maximum value of 0xFFF8.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0', thus yielding a period resolution at 8.32 ns (at fastest auxiliary clock rate).

REGISTER 16-16: DTRx: PWM DEAD-TIME x REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		DTRx<13:8>						
bit 15	bit 15 bit								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
DTRx<7:0>									
bit 7							bit 0		

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Value for PWMx Dead-Time Unit bits

REGISTER 16-17: ALTDTRx: PWM ALTERNATE DEAD-TIME x REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		ALTDTRx<13:8>						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALTDTRx<7:0>									
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Value for PWMx Dead-Time Unit bits

REGISTER 16-23: LEBCONX: LEADING-EDGE BLANKING CONTROL x REGISTER (CONTINUED)

bit 1	BPLH: Blanking in PWMxL High Enable bit
	 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high 0 = No blanking when PWMxL output is high
bit 0	BPLL: Blanking in PWMxL Low Enable bit
	 1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low 0 = No blanking when PWMxL output is low

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	—	—	—	-	IMV1	IMV0	CEID				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
QEOUT	QECK2	QECK1	QECK0	—	_		_				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-11	Unimplemen	ted: Read as '	0'								
bit 10-9	IMV<1:0>: Ind	dex Match Valu	ue bits								
	These bits allow the user application to specify the state of the QEAx and QEBx input pins during a										
	index pulse when the POSxCNT register is to be reset.										
	In x4 Quadrature Count Mode: IMV1 = Required state of Phase B input signal for match on index pulse										
	IMV1 = Required state of Phase B input signal for match on index pulse IMV0 = Required state of Phase A input signal for match on index pulse										
	IMV0 = Requ										
	-		ase A input s								
	In x2 Quadrat	ired state of Ph ture Count Mod	ase A input s <u>de:</u>	ignal for match							
	In x2 Quadrat IMV1 = Selec	ired state of Ph <u>ture Count Moc</u> ts phase input	hase A input s <u>de:</u> signal for inde	ignal for match ex state match	n on index pulse	L = Phase B)					
bit 8	In x2 Quadrat IMV1 = Selec IMV0 = Requi	ired state of Ph <u>ture Count Moc</u> ts phase input	hase A input s de: signal for inde e selected pha	ignal for match ex state match	0 = Phase A, 1	L = Phase B)					
bit 8	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e	ase A input s d <u>e:</u> signal for inde selected pha Disable bit errors are disa	ignal for match ex state match ase input signa bled	0 = Phase A, 1	L = Phase B)					
	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts	ired state of Ph ture Count Moc ts phase input ired state of the Error Interrupt due to count e due to count e	ase A input s de: signal for inde selected pha Disable bit errors are disa errors are ena	ignal for match ex state match ase input signa bled bled	n on index pulse (0 = Phase A, 1 Il for match on ir	L = Phase B)					
bit 8 bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDX	ase A input s de: signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F	ignal for match ex state match ase input signa bled bled	n on index pulse (0 = Phase A, 1 Il for match on ir	L = Phase B)					
	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte	ired state of Ph ture Count Moo tts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDX er outputs are e	ase A input s de: signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled	ignal for match ex state match ase input signa bled bled ilter Output En	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDX er outputs are e	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>:	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDXX er outputs are e er outputs are o QEAx/QEBx/II	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDXX er outputs are o QEAx/QEBx/II clock divide	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 of 110 = 1:128 of	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e Ax/QEBx/INDXX er outputs are o QEAx/QEBx/II clock divide clock divide	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e due to count e Ax/QEBx/INDX er outputs are o QEAx/QEBx/II clock divide clock divide ock divide	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Select IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:64 ch	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e due to count e ax/QEBx/INDX er outputs are o QEAx/QEBx/II clock divide clock divide ock divide	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
	In x2 Quadrat IMV1 = Selec IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:64 cl 100 = 1:32 cl 011 = 1:16 cl 010 = 1:4 clo	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Select IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 c 110 = 1:128 c 101 = 1:64 cl 100 = 1:32 cl 011 = 1:16 cl 010 = 1:4 clo 001 = 1:2 clo	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e due to count e ax/QEBx/INDX er outputs are o QEAx/QEBx/II clock divide clock divide ock divide ock divide ck divide ck divide	ase A input s signal for inde selected pha Disable bit errors are disa errors are enal k Pin Digital F enabled disabled (norm	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					
bit 7	In x2 Quadrat IMV1 = Select IMV0 = Requi CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 of 100 = 1:128 of 101 = 1:164 ch 100 = 1:32 ch 011 = 1:16 ch 010 = 1:4 cho 001 = 1:2 cho 000 = 1:1 cho	ired state of Ph ture Count Moo ts phase input ired state of the Error Interrupt due to count e due to count e due to count e ax/QEBx/INDX er outputs are o QEAx/QEBx/II clock divide clock divide ock divide ock divide ck divide ck divide	ase A input s signal for inde selected pha Disable bit errors are disa rrors are disa rrors are enal Pin Digital F enabled disabled (norr NDXx Digital F	ignal for match ex state match ase input signa bled bled ilter Output En nal pin operatio	n on index pulse (0 = Phase A, 1 Il for match on ir able bit	L = Phase B)					

REGISTER 17-2: DFLTxCON: DIGITAL FILTER x CONTROL REGISTER

21.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "ECAN™" (DS70185) in the *dsPIC33/PIC24 Family Reference Manual*, which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other ECAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ64GS606/ 608/610 devices contain one ECAN module.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN Protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and Extended Data Frames
- 0-8 Bytes Data Length
- Programmable Bit Rate, up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application-Specified Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (Standard/Extended Identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet[™] Addressing Support

- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode Supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- Programmable Clock Source
- Programmable Link to Input Capture module (IC2 for CAN1) for Time-Stamping and Network Synchronization
- Low-Power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an Extended Identifier as well.
- Remote Frame: It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.
- Error Frame: An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.
- Overload Frame: An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.
- Interframe Space: Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

U-0	U-0	R/W-0	R/W-0	r O	R/W-1	R/W-0	R/W-0			
0-0	0-0	CSIDL	ABAT	r-0 r	R/W-1 REQOP2	R/W-0 REQOP1	R/W-0 REQOP0			
 bit 15		CSIDE	ADAT	I	REQUE2	REQUEI	bit 8			
511 15							bit 0			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
OPMODE2	OPMODE1	OPMODE0		CANCAP	_	—	WIN			
bit 7										
Legend:		r = Reserved	bit							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13		Nx Stop in Idle								
		ues module op			Idle mode					
hit 10		s module opera								
bit 12		All Pending Tra								
	•	ill clear this bit			aborted					
bit 11	Reserved: De	o not use								
bit 10-8	REQOP<2:0>	-: Request Ope	eration Mode	bits						
	111 = Sets L i	111 = Sets Listen All Messages mode								
	110 = Reserved 101 = Reserved									
		onfiguration mo	ode							
		isten Only Mod								
		oopback mode								
	001 = Sets D 000 = Sets N	ormal Operatio	n mode							
bit 7-5		0>: Operation I								
		e is in Listen All		node						
	110 = Reserv		-							
		101 = Reserved								
	100 = Module is in Configuration mode011 = Module is in Listen Only mode									
	010 = Module is in Lospback mode									
		e is in Disable r e is in Normal C		do						
bit 4		ited: Read as '	•	he						
bit 3	-	CAN Message I		r Capture Ever	nt Enable bit					
		nput capture ba		-						
		ECAN capture								
bit 2-1	Unimplemen	ted: Read as '	0'							
bit 0	WIN: SFR Ma	ap Window Sele	ect bit							
	1 = Uses filte									
	0 = Uses buff	er window								

REGISTER 21-1: CxCTRL1: ECANx CONTROL REGISTER 1

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

R/W-0 R/W-0 U-0 R/W-0 R/W R/W R/W </th <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th> <th>U-0</th>	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
R/W-0 R/W-0 U-0 R/W-0 R/W R/W R/W </td <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>_</td>	_	—	—	—	_	—	—	_				
IVRIE WAKIE ERRIE — FIFOIE RBOVIE RBIE TBIE pit 7	bit 15							bit				
IVRIE WAKIE ERRIE — FIFOIE RBOVIE RBIE TBIE bit 7												
bit 7 b Legend: W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' i'' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' i'' = Bit is cleared x = Bit is unknown bit 7 IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' is not enabled 0 = Interrupt request is not enabled bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 RIBE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit			1	U-0								
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown n = National Control (1') IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is not enabled n = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled n = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled n = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled n = Interrupt request is not enabled 0 = Interrup		WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' it' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' Interrupt request is not enabled 0 = Interrupt request is not enabled bit 7 ERRIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 RBEI: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled <td>oit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit</td>	oit 7							bit				
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' it is interrupt request is enabled it is interrupt request is enabled bit 7 IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled it is interrupt request is enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled it is interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is not enabled it is interrupt request is not enabled bit 4 Unimplemented: Read as '0' it is interrupt request is not enabled it is interrupt request is enabled bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is not enabled it is interrupt request is not enabled bit 4 Unimplemented: Read as '0' it is interrupt request is not enabled it is interrupt request is not enabled bit 4 EIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is not enabled it is interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is not enabled it interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Int	Legend:											
bit 15-8 Unimplemented: Read as '0' bit 7 IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabl	R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
bit 7 IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is on tenabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt req	-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7 IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is on tenabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt req												
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabl	bit 15-8	Unimplemen	ted: Read as '	כי								
0 = Interrupt request is not enabled bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 5 RIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 Interrupt request is enabled bit 1 Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit <td>bit 7</td> <td>IVRIE: Invalid</td> <td colspan="10">IVRIE: Invalid Message Received Interrupt Enable bit</td>	bit 7	IVRIE: Invalid	IVRIE: Invalid Message Received Interrupt Enable bit									
bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 5 RIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 5 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 Interrupt request is enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 Interrupt request is enabled bit 1 Interrupt request is not enabled bit 1 Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled												
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 												
 0 = Interrupt request is not enabled bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 1 = Interrupt request is enabled 1 = Interrupt request is enabled	oit 6											
bit 5 ERRIE: Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 4 Unimplemented: Read as '0' bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled												
1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 1 = Interrupt request is enabled 1 = Interrupt request is enabled	hit 5											
 0 = Interrupt request is not enabled Dit 4 Unimplemented: Read as '0' Dit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled Dit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled	DIL D											
Dit 4 Unimplemented: Read as '0' Dit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled Dit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled Dit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled Dit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled Dit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled Dit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled												
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 	bit 4		-									
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 	bit 3	FIFOIE: FIFO	·									
bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is not enabled 1 = Interrupt request is not enabled			·									
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 1 = Interrupt request is not enabled 1 = Interrupt request is not enabled 												
 0 = Interrupt request is not enabled a RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled a = Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 	bit 2	RBOVIE: RX	Buffer Overflow	v Interrupt Er	nable bit							
bit 1 RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled												
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 		-										
 0 = Interrupt request is not enabled Dit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 	bit 1											
Dit 0 TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled												
1 = Interrupt request is enabled	hit O	-	-									
	JILU		•									

REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

REGISTER 21-12: CxBUFPNT1: ECANx FILTER 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as		as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
				.,			
bit 15-12		RX Buffer Mask					
bit 15-12	1111 = Filter	hits received in	RX FIFO bu	ffer			
bit 15-12	1111 = Filter		RX FIFO bu	ffer			
bit 15-12	1111 = Filter	hits received in	RX FIFO bu	ffer			
bit 15-12	1111 = Filter	hits received in	RX FIFO bu	ffer			
bit 15-12	1111 = Filter 1110 = Filter •	hits received in	n RX FIFO bu n RX Buffer 14	ffer			
bit 15-12	1111 = Filter 1110 = Filter • • • •	hits received in hits received in	n RX FIFO bu n RX Buffer 14 n RX Buffer 1	ffer			
bit 15-12 bit 11-8	1111 = Filter 1110 = Filter • • • • • • • • • • • • • • • • • • •	hits received in hits received in hits received in hits received in	RX FIFO bu RX Buffer 14 RX Buffer 1 RX Buffer 1	ffer 1	s as bits<15:12	>)	
	1111 = Filter 1110 = Filter • • • • • • • • • • • • •	hits received in hits received in hits received in hits received in RX Buffer Mask	RX FIFO bu RX Buffer 14 RX Buffer 1 RX Buffer 0 K for Filter 2 b	its (same value	s as bits<15:12 s as bits<15:12	-	

REGISTER 21-26: CxTRmnCON: ECANx TX/RX BUFFER mn CONTROL REGISTER (m = 0, 2, 4, 6; n = 1, 3, 5, 7)

	•									
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPRI1	TXnPRI0			
bit 15							bit 8			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPRI1	TXmPRI0			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-8		n for bits<7:0>,		er n						
bit 7	TXENm: TX/I	RX Buffer Seleo	ction bit							
	1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer									
bit 6	TXABTm: Message Aborted bit ⁽¹⁾									
	1 = Message was aborted									
	0 = Message completed transmission successfully									
bit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾									
		lost arbitration did not lose arl								
bit 4	TXERRm: Error Detected During Transmission bit ⁽¹⁾									
	 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 									
bit 3	TXREQm: M	essage Send re	equest bit							
		that a message e bit to '0'; while				e message is su	ccessfully ser			
bit 2	RTRENm: Auto-Remote Transmit Enable bit									
	 1 = When a remote transmit is received, TXREQm will be set 0 = When a remote transmit is received, TXREQm will be unaffected 									
bit 1-0	TXmPRI<1:0	>: Message Tra	ansmission Pri	ority bits						
	11 = Highest									

Note 1: This bit is cleared when TXREQm is set.

Note: The buffers, SID, EID, DLC, Data Field, and Receive Status registers are located in DMA RAM.

REGISTER 22-1: ADCON: ADC	CONTROL REGISTER
---------------------------	------------------

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
ADON	—	ADSIDL	SLOWCLK ⁽¹⁾	_	GSWTRG	_	FORM ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-1	R/W-1
EIE ⁽¹⁾	ORDER ^(1,2)	SEQSAMP ^(1,2)	ASYNCSAMP ⁽¹⁾	—	ADCS2 ⁽¹⁾	ADCS1 ⁽¹⁾	ADCS0 ⁽¹⁾
bit 7							bit 0

Legend:				
R = Read	lable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		ADC Module Operating Mode b	it	
		module is operating module is off		
bit 14	Unimple	mented: Read as '0'		
bit 13		ADC Stop in Idle Mode bit		
		ontinues module operation whe inues module operation in Idle		
bit 12		LK: Enable the Slow Clock Divi		
		c is clocked by the auxiliary PLL c is clock by the primary PLL (F	. ,	
bit 11	Unimple	mented: Read as '0'		
bit 10		G: Global Software Trigger bit		
			gger conversions if selected by t	
		auto-clearing).	red by the user prior to initiating	another global trigger (i.e., this
bit 9		mented: Read as '0'		
bit 8	FORM: [Data Output Format bit ⁽¹⁾		
		tional (DOUT = dddd dddd dd	,	
bit 7		er (DOUT = 0000 00dd dddd ly Interrupt Enable bit ⁽¹⁾	aaaa)	
		rupt is generated after first conv	version is completed	
		rupt is generated after second of		
bit 6	ORDER:	Conversion Order bit ^(1,2)		
			erted first, followed by conversion	
bit 5		I numbered analog input is con IP: Sequential S&H Sampling I	verted first, followed by conversi	on of odd numbered input
DIL D		1 1 0	circuit is sampled at the start	of the second conversion if
			he shared S&H is sampled at the	
		•	time the dedicated S&H is sample	
			ion process. If the shared S&H is AH will sample at the start of the n	-
Note 1:	This control b	bit can only be changed while th	ne ADC is disabled (ADON = 0).	
2:	This control b	bit is only active on devices that	t have one SAR.	

REGISTER 22-8: ADCPC2: ADC CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)

bit 12-8	TRGSRC5<4:0>: Trigger 5 Source Selection bits
	Selects trigger source for conversion of Analog Channels AN11 and AN10.
	11111 = Timer2 period match
	11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11001 = PWM Generator 5 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = PWM Generator 9 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01101 = PWM secondary Special Event Trigger selected
	01100 = Timer1 period match
	01011 = PWM Generator 8 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00011 = PWM Special Event Trigger selected
	00010 = Global software trigger selected
	00001 = Individual software trigger selected
	00000 = No conversion is enabled
bit 7	IRQEN4: Interrupt Request Enable 4 bit
	1 = Enables IRQ generation when requested conversion of Channels AN9 and AN8 is completed
	0 = IRQ is not generated
bit 6	PEND4: Pending Conversion Status 4 bit
	1 = Conversion of Channels AN9 and AN8 is pending; set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG4: Software Trigger 4 bit
	1 = Starts conversion of AN9 and AN8 (if selected by the TRGSRCx<4:0> bits) ⁽¹⁾
	This bit is automatically cleared by hardware when the PEND4 bit is set.
	0 = Conversion has not started

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	—	—	—	—	—	CMRE	F<9:8>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CMRE	F<7:0>						
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
		tad. Daadaa (o'							
bit 15-10	-	ted: Read as '								
bit 9-0	CMREF<9:0	CMREF<9:0>: Comparator Reference Voltage Select bits								
	1111111111				* (AVDD/2)/10		ending on the			
		RANGE bit	or (CMREF *	EXTREF/1024	4) if EXTREF is	set				
	•									
	0000000000	= 0.0 volts								

REGISTER 23-2: CMPDACx: COMPARATOR DAC CONTROL x REGISTER