

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, QEI, POR, PWM, WDT
Number of I/O	58
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	9K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs606-50i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

File	<b>34-5</b> SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
Name																		Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	0082	ALTIVT	DISI	—	—	_	—	—	—	—	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	—	-	—	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088	—	_	-	_	—	_	—	—	—	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	—	—	-	—	—	QEI1IF	PSEMIF	—	—	INT4IF	INT3IF	-	—	MI2C2IF	SI2C2IF	—	0000
IFS4	008C	—	—	—	_	QEI2IF	—	PSESMIF		—	C1TXIF	—	—	—	U2EIF	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	ADCP12IF	_	—	_	_	—	—	_	—	_	—	_	ADCP8IF	—	0000
IFS6	0090	ADCP1IF	ADCP0IF		—	—	_	AC4IF	AC3IF	AC2IF		PWM8IF	PWM7IF	PWM6IF	PWM5IF	PWM4IF	PWM3IF	0000
IFS7	0092	—	—	-	—	—	-	_	—	—	-	ADCP7IF	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF	0000
IEC0	0094	_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOLE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	—	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC2	0098			_	-	-	_	_	_	_	IC4IE	IC3IE	<b>DMA3IE</b>	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	—	_	-	_	_	QEI1IE	PSEMIE	_	—	INT4IE	INT3IE	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	_	_	_	_	QEI2IE	_	PSESMIE	_	_	C1TXIE	_	_	_	U2EIE	U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	ADCP12IE	_	_	-	_	_	_		_		_	-	ADCP8IE		0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	—	_	_	AC4IE	AC3IE	AC2IE	_	PWM8IE	PWM7IE	PWM6IE	PWM5IE	PWM4IE	PWM3IE	0000
IEC7	00A2	_	_	_	_	_	_	_	_	_	_	ADCP7IE	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP0	4444
IPC2	00A8	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	_	_		—	_	DMA1IP2	DMA1IP1	DMA1IP0	_	ADIP2	ADIP1	ADIP0	—	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	AC1IP2	AC1IP1	AC1IP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE	_	_		—	_		-	—	_		—		_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	—	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	00B2	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	_	C1IP2	C1IP1	C1IP0	_	C1RXIP2	C1RXIP1	C1RXIP0	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPI2EIP2	SPI2EIP1	SPI2EIP0	4444
IPC9	00B6	_	_	_	_	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	DMA3IP2	DMA3IP1	DMA3IP0	0444
IPC12	00BC	_	_	_	_	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	_	_	_	0440
IPC13	00BE	_	_	_	_	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	_	_	_	0440
IPC14	00C0	_	_	_	_	_	QEI1IP2	QEI1IP0	QEI1IP0	_	PSEMIP2	PSEMIP1	PSEMIP0	_	_	_	_	0440
IPC16	00C4	_	_	_	_	_	U2EIP2	U2EIP1	U2EIP0	_	U1EIP2	U1EIP1	U1EIP0	_	_	_	_	0440
IPC17	00C6	_	_	_	_	_	C1TXIP2	C1TXIP1	C1TXIP0	_	_	_	_	_	_	_	_	0400
IPC18	00C8		QEI2IP2	QEI2IP1	QEI2IP0		_		_	_	PSESMIP2	PSESMIP1	PSESMIP0					4040

# TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ64GS608 DEVICES

File	SFR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
Name	Addr																	Resets
ADCON	0300	ADON	_	ADSIDL	SLOWCLK	<u> </u>	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS2	ADCS1	ADCS0	0003
ADPCFG	0302								PCFG	<15:0>								0000
ADPCFG2	0304	—	—	—	-	—	-	-	—				PC	FG<23:16>	1	1	1	0000
ADSTAT	0306	—	—	—	P12RDY	P11RDY	P10RDY	P9RDY	P8RDY	P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	P0RDY	0000
ADBASE	0308								ADBASE<15:1	>							—	0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1	TRGSRC14	TRGSRC13	TRGSRC12	TRGSRC11	TRGSRC10	IRQEN0	PEND0	SWTRG0	TRGSRC04	TRGSRC03	TRGSRC02	TRGSRC01	TRGSRC00	0000
ADCPC1	030C	IRQEN3	PEND3	SWTRG3	TRGSRC34	TRGSRC33	TRGSRC32	TRGSRC31	TRGSRC30	IRQEN2	PEND2	SWTRG2	TRGSRC24	TRGSRC23	TRGSRC22	TRGSRC21	TRGSRC20	0000
ADCPC2	030E	IRQEN5	PEND5	SWTRG5	TRGSRC54	TRGSRC53	TRGSRC52	TRGSRC51	TRGSRC50	IRQEN4	PEND4	SWTRG4	TRGSRC44	TRGSRC43	TRGSRC42	TRGSRC41	TRGSRC40	0000
ADCPC3	0310	IRQEN7	PEND7	SWTRG7	TRGSRC74	TRGSRC73	TRGSRC72	TRGSRC71	TRGSRC70	IRQEN6	PEND6	SWTRG6	TRGSRC64	TRGSRC63	TRGSRC62	TRGSRC61	TRGSRC640	0000
ADCPC4	0312	IRQEN9	PEND9	SWTRG9	TRGSRC94	TRGSRC93	TRGSRC92	TRGSRC94	TRGSRC90	IRQEN8	PEND8	SWTRG8	TRGSRC84	TRGSRC83	TRGSRC82	TRGSRC81	TRGSRC80	0000
ADCPC5	0314	IRQEN11	PEND11	SWTRG11	TRGSRC114	TRGSRC113	TRGSRC112	TRGSRC111	TRGSRC110	IRQEN10	PEND10	SWTRG10	TRGSRC104	TRGSRC103	TRGSRC102	TRGSRC101	TRGSRC100	0000
ADCPC6	0316	_	-	_	_	_		_	_	IRQEN12	PEND12	SWTRG12	TRGSRC124	TRGSRC123	TRGSRC122	TRGSRC121	TRGSRC120	0000
ADCBUF0	0340								ADC Da	a Buffer 0								xxxx
ADCBUF1	0342								ADC Da	a Buffer 1								xxxx
ADCBUF2	0344								ADC Da	a Buffer 2								xxxx
ADCBUF3	0346								ADC Da	a Buffer 3								xxxx
ADCBUF4	0348								ADC Da	a Buffer 4								xxxx
ADCBUF5	034A								ADC Da	a Buffer 5								xxxx
ADCBUF6	034C								ADC Da	a Buffer 6								xxxx
ADCBUF7	034E								ADC Da	a Buffer 7								xxxx
ADCBUF8	0350								ADC Da	a Buffer 8								xxxx
ADCBUF9	0352								ADC Da	a Buffer 9								xxxx
ADCBUF10	0354								ADC Dat	a Buffer 10								xxxx
ADCBUF11	0356								ADC Dat	a Buffer 11								xxxx
ADCBUF12	0358								ADC Dat	a Buffer 12								xxxx
ADCBUF13	035A								ADC Dat	a Buffer 13								xxxx
ADCBUF14	035C								ADC Dat	a Buffer 14								xxxx
ADCBUF15	035E								ADC Dat	a Buffer 15								xxxx
ADCBUF16	0360								ADC Dat	a Buffer 16								xxxx
ADCBUF17	0362								ADC Dat	a Buffer 17								xxxx
ADCBUF18	0364								ADC Dat	a Buffer 18								xxxx
ADCBUF19	0366								ADC Dat	a Buffer 19								xxxx
ADCBUF20	0368								ADC Dat	a Buffer 20								xxxx
ADCBUF21	036A								ADC Dat	a Buffer 21								xxxx

#### TABLE 4-32: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES ONLY

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-41: PORTA REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA	<15:14>	—	—	—	TRISA	<10:9>	—				TRISA	<7:0>				C6FF
PORTA	02C2	RA<1	5:14>	_	_	_	RA<1	10:9>	_				RA<	7:0>				xxxx
LATA	02C4	LATA<	15:14>	_	_	_	LATA<	:10:9>	_	LATA<7:0>					0000			
ODCA	02C6	ODCA<	<15:14>	_	_	_	ODCA.	<10:9>	_	_	_	ODCA-	<5:4>	_	_	ODCA	<1:0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-42: PORTA REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA<	:15:14>	_	_	_	TRISA<	<10:9>	—	_	_	_	—	_	—	—	—	C600
PORTA	02C2	RA<1	5:14>	_	-	-	RA<1	0:9>	-			-	—			_	-	xxxx
LATA	02C4	LATA<	15:14>	_	_	_	LATA<	10:9>	_	-	-	_	_	-	_	_	_	0000
ODCA	02C6	ODCA<	:15:14>	_		_	ODCA<	:10:9>		_	_		-	_	_			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-43: PORTB REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB<15:0>													FFFF		
PORTB	02CA														xxxx			
LATB	02CC														0000			

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-44: PORTC REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		TRISC	<15:12>		—				—				TRISC	<4:1>			F01E
PORTC	02D2		RC<	15:12>		_	_	_	_	-	_	_		RC<	4:1>		_	xxxx
LATC	02D4		LATC	<15:12>		-				_		_		LATC	<4:1>		-	0000

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER	7-13: IEC0:	INTERRUPT	ENABLE CO		GISTER 0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
oit 15							bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7							bi
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as '0	)'				
bit 14	DMA1IE: DM	A Channel 1 Da	ata Transfer C	complete Interr	upt Enable bit		
		request is enabl request is not e					
bit 13	ADIE: ADC1	Conversion Co	mplete Interru	pt Enable bit			
		request is enabl					
	-	request is not e					
pit 12		RT1 Transmitter		ible bit			
		request is enabl request is not e					
bit 11	•	RT1 Receiver In		e hit			
	1 = Interrupt	request is enabl request is not e	led				
bit 10	-	Event Interrupt					
		request is enabl					
	-	request is not e					
bit 9		1 Event Interru					
		request is enabl request is not e					
bit 8	-	Interrupt Enabl					
	1 = Interrupt	request is enabling the request is not enabling the request is not enabling the request is not enabled to the request is not e	ed				
bit 7	•	Interrupt Enabl					
		request is enabl					
		request is not e					
bit 6	OC2IE: Outpo	ut Compare Cha	annel 2 Interro	upt Enable bit			
		request is enabl					
ait E	•	request is not en		-nabla bit			
bit 5	1 = Interrupt	Capture Channe request is enabl	led	Inable bit			
h:+ 1	•	request is not e		omplete lete	unt Enable bit		
bit 4		A Channel 0 Da		omplete Interr	upt Enable bit		
		request is enabl request is not ei					
bit 3	-	Interrupt Enabl					
		request is enabl					
	0 = Interrupt						

#### DECISTED 7 12 INTERDURT ENARLE CONTROL DECISTER A

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	D/M/ O
	IC1IP2	IC1IP1	IC1IP0	-0	INT0IP2	INT0IP1	R/W-0 INT0IP0
bit 7	10111 2		10111-0				bit (
Legend: R = Readab	lo hit	W = Writable	hit	II – Unimplo	mented bit, read	1 25 '0'	
-n = Value a		1' = Bit is se		0' = 01111pie		x = Bit is unkr	NOWD
		1 - Dit 13 30	L .		carca		IOWIT
bit 15	Unimpleme	nted: Read as	ʻ0'				
bit 14-12	T1IP<2:0>: <sup>-</sup>	Timer1 Interrup	t Priority bits				
	111 = Interru	upt is Priority 7	(highest prior	ity interrupt)			
	•						
	•						
		upt is Priority 1					
L:1. 4.4		upt source is dis					
bit 11	-	nted: Read as					
bit 10-8		: Output Comp upt is Priority 7		-	rity dits		
	•		(ingriest prior	ity interrupt)			
	•						
	• 001 – Interru	upt is Priority 1					
		upt source is dis	sabled				
bit 7		nted: Read as					
bit 6-4	IC1IP<2:0>:	Input Capture	Channel 1 Int	errupt Priority b	oits		
	111 = Interru	upt is Priority 7	(highest prior	ity interrupt)			
	•						
	•						
	001 = Interru	upt is Priority 1					
		upt source is dis					
bit 3	-	nted: Read as					
bit 2-0		External Inter					
	111 = Interru •	upt is Priority 7	(highest prior	ity interrupt)			
	•						
	•						
	_						
		upt is Priority 1 upt source is dis	sabled				

# REGISTER 7-21: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0
oit 15		-			-		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SPI1EIP2	SPI1EIP1	SPI1EIP0	—	T3IP2	T3IP1	T3IP0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	-	ted: Read as '					
bit 14-12		-: UART1 Rece					
	111 = Interru	pt is Priority 7 (	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	SPI1IP<2:0>:	SPI1 Event In	terrupt Priority	/ bits			
		pt is Priority 7 (					
	•						
	•						
	001 = Interru	pt is Priority 1 pt source is dis	ablad				
hit 7							
bit 7 bit 6-4	-	ted: Read as ' >: SPI1 Error li		v hite			
DIL 0-4		>: SPIT Error II pt is Priority 7 (	•				
	•		ingriest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1 pt source is dis	ahled				
bit 3		ted: Read as '					
bit 2-0	-	imer3 Interrupt					
		pt is Priority 7 (	-	v interrunt)			
	•	prist nonty / (	ingricot priorit	y interrupty			
	•						
	•	nt in Drinnits 4					
	001 = Interru	pt is Priority 1 pt source is dis	ahled				

# REGISTER 7-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

R/W-0	U-0						
FORCE <sup>(1)</sup>	—	—	—	_	—	_	
bit 15							bit 8
11.0							

# REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	IRQSEL6 <sup>(2)</sup>	IRQSEL5 <sup>(2)</sup>	IRQSEL4(2)	IRQSEL3(2)	IRQSEL2 <sup>(2)</sup>	IRQSEL1(2)	IRQSEL0 <sup>(2)</sup>
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	FORCE: Force DMA Transfer bit <sup>(1)</sup>
	1 = Forces a single DMA transfer (Manual mode)
	0 = Automatic DMA transfer initiation by DMA request
bit 14-7	Unimplemented: Read as '0'
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits <sup>(2)</sup>
	0000000-1111111 = DMAIRQ0-DMAIRQ127 are selected to be Channel DMAREQ

**Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

# REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

# 9.5 Clock Switching Operation

Applications are free to switch among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices have a safeguard lock built into the switch process.

Note: Primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

# 9.5.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC<2:0> Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

### 9.5.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSCx control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

 The clock switching hardware compares the COSCx status bits with the new value of the NOSCx control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to "Oscillator (Part IV)" (DS70307) in the "dsPIC33/PIC24 Family Reference Manual" for details.

# 9.6 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then, the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a Warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD				
bit 15		•					bit				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—				_	_				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15		WM Generator		ble bit							
		nerator 8 modu									
L:L 4 4		nerator 8 modu		b1- b34							
bit 14	<b>PWM7MD:</b> PWM Generator 7 Module Disable bit										
	1 = PWM Generator 7 module is disabled 0 = PWM Generator 7 module is enabled										
bit 13		<b>PWM6MD:</b> PWM Generator 6 Module Disable bit									
	-	nerator 6 modu									
	0 = PWM Ger	nerator 6 modu	le is enabled								
bit 12	PWM5MD: PWM Generator 5 Module Disable bit										
	1 = PWM Generator 5 module is disabled										
	0 = PWM Ger	nerator 5 modu	le is enabled								
bit 11	PWM4MD: PWM Generator 4 Module Disable bit										
		nerator 4 modu									
		nerator 4 modu									
bit 10		WM Generator	0	ble bit							
	1 = PWM Generator 3 module is disabled										
	0 = PWM Generator 3 module is enabled										
bit 9	<b>PWM2MD:</b> PWM Generator 2 Module Disable bit 1 = PWM Generator 2 module is disabled										
		herator 2 modu									
		WM Generator		hle hit							
bit 8											
bit 8	1 = PWM Ger	nerator 1 modu	le is disabled								
bit 8		nerator 1 modu nerator 1 modu									

# REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

# 14.1 Input Capture Registers

#### **REGISTER 14-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1 TO 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
		ICSIDL	—	—	_		—		
bit 15				•			bit 8		
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0		
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0		
bit 7							bit (		
Legend:		HC = Hardwar	e Clearable bit						
R = Readabl	le bit	W = Writable b	oit	U = Unimplei	mented bit, re	ad as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	= Bit is unknown		
bit 13 bit 12-8	1 = Input cap 0 = Input cap	It Capture x Stop oture module half oture module con nted: Read as '0	ts in CPU Idle i atinues to opera	mode	mode				
bit 7	<b>ICTMR:</b> Inpu 1 = TMR2 co	t Capture x Time ontents are captu	er Select bit red on capture						
bit 6-5	11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup	<ul> <li>0 = TMR3 contents are captured on capture event</li> <li>ICI&lt;1:0&gt;: Select Number of Captures per Interrupt bits</li> <li>11 = Interrupt on every fourth capture event</li> <li>10 = Interrupt on every third capture event</li> <li>01 = Interrupt on every second capture event</li> <li>00 = Interrupt on every capture event</li> </ul>							
bit 4	•	Capture x Overflot	•	bit (read-only)					

0 = No input capture overflow occurred

- bit 3 **ICBNE:** Input Capture x Buffer Empty Status bit (read-only)
  - 1 = Input capture buffer is not empty, at least one more capture value can be read
- 0 = Input capture buffer is empty
- bit 2-0 ICM<2:0>: Input Capture x Mode Select bits
  - 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode; rising edge detect only, all other control bits are not applicable
    - 110 = Unused (module disabled)
    - 101 = Capture mode, every 16th rising edge
    - 100 = Capture mode, every 4th rising edge
    - 011 = Capture mode, every rising edge
    - 010 = Capture mode, every falling edge
    - 001 = Capture mode, every edge (rising and falling); ICI<1:0> bits do not control interrupt generation for this mode
    - 000 = Input capture module is turned off

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PENH	PENL	POLH	POLL	PMOD1 <sup>(1)</sup>	PMOD0 <sup>(1)</sup>	OVRENH	OVRENL		
bit 15	•	•	•				bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OVRDAT1	OVRDAT0	FLTDAT1 <sup>(2)</sup>	FLTDAT0 <sup>(2)</sup>	CLDAT1 <sup>(2)</sup>	CLDAT0 <sup>(2)</sup>	SWAP	OSYNC		
bit 7	orribrito	1210/11	1212/110	020/01	0LB/110	01114	bit		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value at I		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown		
	-								
bit 15		xH Output Pin							
		dule controls P dule controls P							
bit 14			•						
DIL 14		L Output Pin C dule controls P							
		dule controls P							
bit 13	POLH: PWM	xH Output Pin	Polarity bit						
		oin is active-low							
	-	oin is active-hig							
bit 12	POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low								
		oin is active-low							
bit 11-10	PMOD<1:0>:	PWM # I/O Pir	n Mode bits <sup>(1)</sup>						
		D pin pair is in t			mode				
		D pin pair is in t D pin pair is in t							
		D pin pair is in t			node				
bit 9	OVRENH: OV	verride Enable	for PWMxH Pi	n bit					
	1 = OVRDAT	<1> provides d	ata for output	on PWMxH pir	ı				
	0	nerator provides			pin				
bit 8		erride Enable f							
		<0> provides d nerator provides							
bit 7-6	<ul> <li>0 = PWM generator provides data for output on PWMxL pin</li> <li>OVRDAT&lt;1:0&gt;: Data for PWMxH, PWMxL Pins if Override is Enabled bits</li> </ul>								
		= 1, OVRDAT< = 1, OVRDAT<							
bit 5-4	FLTDAT<1:0:	>: State for PW	MxH and PW	MxL Pins if FL1	MOD is Enable	ed bits <sup>(2)</sup>			
		CLCONx<15>)							
		ve, then FLTDA ve, then FLTDA							
		ve, then FLIDA CLCONx<15>)							
					<u>.</u> ate for PWMxH.				
			AT<0> provide						

# REGISTER 16-19: IOCONX: PWM I/O CONTROL X REGISTER

**Note 1:** These bits should not be changed after the PWM module is enabled (PTEN = 1).

# REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware is set or clear after reception of an I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive is complete, I2CxRCV is full</li> <li>0 = Receive is not complete, I2CxRCV is empty</li> <li>Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads</li> <li>I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit is complete, I2CxTRN is empty</li> <li>Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of the data transmission.</li> </ul>

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15		·					bit 8
				D/C 0	R/C-0		D/C 0
R/C-0	R/C-0	R/C-0	U-0	R/C-0		R/C-0	R/C-0
IVRIF bit 7	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF bit 0
							DILU
Legend:		C = Writable,	but only '0' ca	n be written to	clear the bit		
R = Readab	le bit	W = Writable	•		mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15-14	Unimplemer	nted: Read as '	0'				
bit 13		smitter in Error		bit			
		ter is in Bus Off ter is not in Bus					
bit 12		mitter in Error S		sive hit			
UIT 12		ter is in Bus Pa					
		ter is not in Bus		)			
bit 11	RXBP: Rece	iver in Error Sta	te Bus Passiv	e bit			
		is in Bus Passi					
1 1 4 0		is not in Bus P		1.11			
bit 10		nsmitter in Erro		ng bit			
		ter is in Error W ter is not in Erro		te			
bit 9		ceiver in Error S	0				
		is in Error War					
		is not in Error	•				
bit 8		nsmitter or Rec		•	bit		
		ter or receiver is ter or receiver is					
bit 7	IVRIF: Invalio	d Message Rec	eived Interrup	t Flag bit			
		request has oc					
bit 6	-	request has no Wake-up Activi		ag hit			
DILO		request has oc	-	ay bit			
	•	request has no					
bit 5	ERRIF: Error	Interrupt Flag	oit (multiple so	ources in CxIN	TF<13:8> regist	ter bits)	
		request has oc					
1 4		request has no					
bit 4	-	nted: Read as '					
bit 3		) Almost Full In request has oc		ι			
		request has no					
bit 2	-	Buffer Overflov		g bit			
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	toccurred				

# REGISTER 21-6: CXINTF: ECANX INTERRUPT FLAG REGISTER

# REGISTER 22-7: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

bit 4-0	TRGSRC2<4:0>: Trigger 2 Source Selection bits
	Selects trigger source for conversion of Analog Channels AN5 and AN4.
	11111 = Timer2 period match
	11110 = PWM Generator 8 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = PWM Generator 9 secondary trigger is selected
	10101 = PWM Generator 8 secondary trigger is selected
	10100 = PWM Generator 7 secondary trigger is selected
	10011 = PWM Generator 6 secondary trigger is selected
	10010 = PWM Generator 5 secondary trigger is selected
	10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger is selected
	01111 = PWM Generator 2 secondary trigger is selected
	01110 = PWM Generator 1 secondary trigger is selected
	01101 = PWM secondary Special Event Trigger is selected
	01100 = Timer1 period match
	01011 = PWM Generator 8 primary trigger is selected
	01010 = PWM Generator 7 primary trigger is selected
	01001 = PWM Generator 6 primary trigger is selected
	01000 = PWM Generator 5 primary trigger is selected
	00111 = PWM Generator 4 primary trigger is selected
	00110 = PWM Generator 3 primary trigger is selected
	00101 = PWM Generator 2 primary trigger is selected
	00100 = PWM Generator 1 primary trigger is selected
	00011 = PWM Special Event Trigger is selected
	00010 = Global software trigger is selected
	00001 = Individual software trigger is selected
	00000 = No conversion is enabled

**Note 1:** The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

# dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN7	PEND7	SWTRG7	TRGSRC74	TRGSRC73	TRGSRC72	TRGSRC71	TRGSRC70		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN6	PEND6	SWTRG6	TRGSRC64	TRGSRC63	TRGSRC62	TRGSRC61	TRGSRC60		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15	IRQEN7: Inte	errupt Request	Enable 7 bit						
	1 = Enables I 0 = IRQ is no	•	when request	ed conversion	of Channels Al	N15 and AN14	is completed		
bit 14	PEND7: Pen	ding Conversio	n Status 7 bit						
		on of Channels on is complete	AN15 and AN	I14 is pending;	set when seled	cted trigger is a	sserted		
bit 13	SWTRG7: So	oftware Trigger	7 bit						
	<ul> <li>SWTRG7: Software Trigger 7 bit</li> <li>1 = Starts conversion of AN15 and AN14 (if selected by the TRGSRCx&lt;4:0&gt; bits)<sup>(1)</sup> This bit is automatically cleared by hardware when the PEND7 bit is set.</li> <li>0 = Conversion has not started</li> </ul>								

# REGISTER 22-9: ADCPC3: ADC CONVERT PAIR CONTROL REGISTER 3

**Note 1:** The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

# REGISTER 22-12: ADCPC6: ADC CONVERT PAIR CONTROL REGISTER 6<sup>(2)</sup> (CONTINUED)

- bit 4-0 TRGSRC12<4:0>: Trigger 12 Source Selection bits Selects trigger source for conversion of analog channels AN25 and AN24. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = PWM secondary Special Event Trigger selected 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion is enabled
- **Note 1:** The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.
  - 2: This register is not available on dsPIC33FJ32GS406 and dsPIC33FJ64GS406 devices.

# TABLE 27-37:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS

АС СНА		Standard Op (unless othe Operating ter	erwise st	t <b>ated)</b> e -40°	C ≤ TA ≤	<b>IV to 3.6V</b> +85°C for Industrial +125°C for Extended	
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See Parameter DO32 and <b>Note 4</b>
SP73	TscR	SCKx Input Rise Time	_			ns	See Parameter DO31 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See Parameter DO32 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 and <b>Note 4</b>
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	_	—	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock, generated by the master, must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

#### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B