

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 40 MIPS |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, QEI, POR, PWM, WDT |
| Number of I/O | 58 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 9K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 16x10b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs606-i-pt |

Table of Contents

| | |
|--|-----|
| dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Product Families | 2 |
| 1.0 Device Overview | 17 |
| 2.0 Guidelines for Getting Started with 16-Bit Digital Signal Controllers | 23 |
| 3.0 CPU | 33 |
| 4.0 Memory Organization | 45 |
| 5.0 Flash Program Memory | 109 |
| 6.0 Resets | 115 |
| 7.0 Interrupt Controller | 123 |
| 8.0 Direct Memory Access (DMA) | 179 |
| 9.0 Oscillator Configuration | 189 |
| 10.0 Power-Saving Features | 203 |
| 11.0 I/O Ports | 213 |
| 12.0 Timer1 | 217 |
| 13.0 Timer2/3/4/5 features | 219 |
| 14.0 Input Capture | 225 |
| 15.0 Output Compare | 227 |
| 16.0 High-Speed PWM | 231 |
| 17.0 Quadrature Encoder Interface (QEI) Module | 261 |
| 18.0 Serial Peripheral Interface (SPI) | 265 |
| 19.0 Inter-Integrated Circuit (I^2C) | 271 |
| 20.0 Universal Asynchronous Receiver Transmitter (UART) | 279 |
| 21.0 Enhanced CAN (ECAN TM) Module | 285 |
| 22.0 High-Speed, 10-Bit Analog-to-Digital Converter (ADC) | 313 |
| 23.0 High-Speed Analog Comparator | 345 |
| 24.0 Special Features | 349 |
| 25.0 Instruction Set Summary | 357 |
| 26.0 Development Support | 365 |
| 27.0 Electrical Characteristics | 369 |
| 28.0 50 MIPS Electrical Characteristics | 417 |
| 29.0 DC and AC Device Characteristics Graphs | 423 |
| 30.0 Packaging Information | 427 |
| Appendix A: Migrating from dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 to dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Devices | 441 |
| Appendix B: Revision History | 442 |
| Index | 449 |
| The Microchip Web Site | 457 |
| Customer Change Notification Service | 457 |
| Customer Support | 457 |
| Product Identification System | 459 |

Referenced Sources

This device data sheet is based on the following individual chapters of the “*dsPIC33/PIC24 Family Reference Manual*”. These documents should be considered as the primary reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33FJ64GS610 product page of the Microchip web site (www.microchip.com) to select a family reference manual section from the following list.

In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- “**CPU**” (DS70204)
- “**Data Memory**” (DS70202)
- “**Program Memory**” (DS70203)
- “**Flash Programming**” (DS70191)
- “**Reset**” (DS70192)
- “**Watchdog Timer (WDT) and Power-Saving Modes**” (DS70196)
- “**I/O Ports**” (DS70193)
- “**Timers**” (DS70205)
- “**Input Capture**” (DS70198)
- “**Output Compare**” (DS70005157)
- “**Quadrature Encoder Interface (QEI)**” (DS70208)
- “**Analog-to-Digital Converter (ADC)**” (DS70183)
- “**UART**” (DS70188)
- “**Serial Peripheral Interface (SPI)**” (DS70206)
- “**Inter-Integrated Circuit™ (I²C™)**” (DS70000195)
- “**ECAN™**” (DS70185)
- “**Direct Memory Access (DMA)**” (DS70182)
- “**CodeGuard™ Security**” (DS70199)
- “**Programming and Diagnostics**” (DS70207)
- “**Device Configuration**” (DS70194)
- “**Development Tool Support**” (DS70200)
- “**Oscillator (Part IV)**” (DS70307)
- “**High-Speed PWM**” (DS70000323)
- “**High-Speed 10-Bit ADC**” (DS70000321)
- “**High-Speed Analog Comparator**” (DS70296)
- “**Interrupts (Part V)**” (DS70597)

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS406 AND dsPIC33FJ64GS406 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets | |
|-----------|----------|---------|---------|----------|---------|---------|----------|----------|----------|----------|----------|----------|----------|---------|----------|----------|----------|------------|------|
| INTCON1 | 0080 | NSTDIS | OVAERR | OVBERR | COVAERR | COVBERR | OVATE | OVBT | COVTE | SFTACERR | DIV0ERR | — | MATHERR | ADDRERR | STKERR | OSCFAIL | — | 0000 | |
| INTCON2 | 0082 | ALTIVT | DISI | — | — | — | — | — | — | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 | |
| IFS0 | 0084 | — | — | ADIF | U1TXIF | U1RXIF | SPI1IF | SPI1EIF | T3IF | T2IF | OC2IF | IC2IF | — | T1IF | OC1IF | IC1IF | INT0IF | 0000 | |
| IFS1 | 0086 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | — | — | — | — | INT1IF | CNIF | — | MI2C1IF | SI2C1IF | 0000 | |
| IFS2 | 0088 | — | — | — | — | — | — | — | — | — | IC4IF | IC3IF | — | — | — | SPI2IF | SPI2EIF | 0000 | |
| IFS3 | 008A | — | — | — | — | — | QE1IF | PSEMIF | — | — | INT4IF | INT3IF | — | — | MI2C2IF | SI2C2IF | — | 0000 | |
| IFS4 | 008C | — | — | — | — | — | — | PSESMIF | — | — | — | — | — | — | U2EIF | U1EIF | — | 0000 | |
| IFS5 | 008E | PWM2IF | PWM1IF | ADCP12IF | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| IFS6 | 0090 | ADCP1IF | ADCP0IF | — | — | — | — | — | — | — | — | — | — | PWM6IF | PWM5IF | PWM4IF | PWM3IF | 0000 | |
| IFS7 | 0092 | — | — | — | — | — | — | — | — | — | — | — | ADCP7IF | ADCP6IF | ADCP5IF | ADCP4IF | ADCP3IF | ADCP2IF | 0000 |
| IEC0 | 0094 | — | — | ADIE | U1TXIE | U1RXIE | SPI1IE | SPI1EIF | T3IE | T2IE | OC2IE | IC2IE | — | T1IE | OC1IE | IC1IE | INT0IE | 0000 | |
| IEC1 | 0096 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | — | — | — | — | INT1IE | CNIE | — | MI2C1IE | SI2C1IE | 0000 | |
| IEC2 | 0098 | — | — | — | — | — | — | — | — | — | IC4IE | IC3IE | — | — | — | SPI2IE | SPI2EIF | 0000 | |
| IEC3 | 009A | — | — | — | — | — | QE1IE | PSEMIE | — | — | INT4IE | INT3IE | — | — | MI2C2IE | SI2C2IE | — | 0000 | |
| IEC4 | 009C | — | — | — | — | — | — | PSESMIE | — | — | — | — | — | — | U2EIE | U1EIE | — | 0000 | |
| IEC5 | 009E | PWM2IE | PWM1IE | ADCP12IE | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| IEC6 | 00A0 | — | ADCP0IE | — | — | — | — | — | — | — | — | — | — | PWM6IE | PWM5IE | PWM4IE | PWM3IE | 0000 | |
| IEC7 | 00A2 | — | — | — | — | — | — | — | — | — | — | — | ADCP7IE | ADCP6IE | ADCP5IE | ADCP4IE | ADCP3IE | ADCP2IE | 0000 |
| IPC0 | 00A4 | — | T1IP2 | T1IP1 | T1IP0 | — | OC1IP2 | OC1IP1 | OC1IP0 | — | IC1IP2 | IC1IP1 | IC1IP0 | — | INT0IP2 | INT0IP1 | INT0IP0 | 4444 | |
| IPC1 | 00A6 | — | T2IP2 | T2IP1 | T2IP0 | — | OC2IP2 | OC2IP1 | OC2IP0 | — | IC2IP2 | IC2IP1 | IC2IP0 | — | — | — | — | 4440 | |
| IPC2 | 00A8 | — | U1RXIP2 | U1RXIP1 | U1RXIP0 | — | SPI1IP2 | SPI1IP1 | SPI1IP0 | — | SPI1EIP2 | SPI1EIP1 | SPI1EIP0 | — | T3IP2 | T3IP1 | T3IP0 | 4444 | |
| IPC3 | 00AA | — | — | — | — | — | — | — | — | — | ADIP2 | ADIP1 | ADIP0 | — | U1TXIP2 | U1TXIP1 | U1TXIP0 | 0044 | |
| IPC4 | 00AC | — | CNIP2 | CNIP1 | CNIP0 | — | — | — | — | — | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | — | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 4444 | |
| IPC5 | 00AE | — | — | — | — | — | — | — | — | — | — | — | — | INT1IP2 | INT1IP1 | INT1IP0 | 0004 | | |
| IPC6 | 00B0 | — | T4IP2 | T4IP1 | T4IP0 | — | OC4IP2 | OC4IP1 | OC4IP0 | — | OC3IP2 | OC3IP1 | OC3IP0 | — | — | — | — | 4440 | |
| IPC7 | 00B2 | — | U2TXIP2 | U2TXIP1 | U2TXIP0 | — | U2RXIP2 | U2RXIP1 | U2RXIP0 | — | INT2IP2 | INT2IP1 | INT2IP0 | — | T5IP2 | T5IP1 | T5IP0 | 4444 | |
| IPC8 | 00B4 | — | — | — | — | — | — | — | — | — | SPI2IP2 | SPI2IP1 | SPI2IP0 | — | SPI2EIP2 | SPI2EIP1 | SPI2EIP0 | 0044 | |
| IPC9 | 00B6 | — | — | — | — | — | IC4IP2 | IC4IP1 | IC4IP0 | — | IC3IP2 | IC3IP1 | IC3IP0 | — | — | — | — | 0440 | |
| IPC12 | 00BC | — | — | — | — | — | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 | — | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | — | — | — | — | 0440 | |
| IPC13 | 00BE | — | — | — | — | — | INT4IP2 | INT4IP1 | INT4IP0 | — | INT3IP2 | INT3IP1 | INT3IP0 | — | — | — | — | 0440 | |
| IPC14 | 00C0 | — | — | — | — | — | QE1IP2 | QE1IP1 | QE1IP0 | — | PSEMIP2 | PSEMIP1 | PSEMIP0 | — | — | — | — | 0440 | |
| IPC16 | 00C4 | — | — | — | — | — | U2EIP2 | U2EIP1 | U2EIP0 | — | U1EIP2 | U1EIP1 | U1EIP0 | — | — | — | — | 0440 | |
| IPC18 | 00C8 | — | — | — | — | — | — | — | — | — | PSESMIP2 | PSESMIP1 | PSESMIP0 | — | — | — | — | 0040 | |
| IPC23 | 00D2 | — | PWM2IP2 | PWM2IP1 | PWM2IP0 | — | PWM1IP2 | PWM1IP1 | PWM1IP0 | — | — | — | — | — | — | — | — | 4400 | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|---------|-----------|-----------|-----------|---------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------------|
| INTCON1 | 0080 | NSTDIS | OVAERR | OVBERR | COVAERR | COVBERR | OVATE | OVBT | COVTE | SFTACERR | DIV0ERR | — | MATHERR | ADDRERR | STKERR | OSCFAIL | — | 0000 |
| INTCON2 | 0082 | ALTIVT | DISI | — | — | — | — | — | — | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| IFS0 | 0084 | — | — | ADIF | U1TXIF | U1RXIF | SPI1IF | SPI1EIF | T3IF | T2IF | OC2IF | IC2IF | — | T1IF | OC1IF | IC1IF | INT0IF | 0000 |
| IFS1 | 0086 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | — | — | — | — | INT1IF | CNIF | AC1IF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0088 | — | — | — | — | — | — | — | — | — | IC4IF | IC3IF | — | — | — | SPI2IF | SPI2EIF | 0000 |
| IFS3 | 008A | — | — | — | — | — | QE1IF | PSEMF | — | — | INT4IF | INT3IF | — | — | MI2C2IF | SI2C2IF | — | 0000 |
| IFS4 | 008C | — | — | — | — | QE1IF | — | PSESIF | — | — | — | — | — | — | U2EIF | U1EIF | — | 0000 |
| IFS5 | 008E | PWM2IF | PWM1IF | ADCP12IF | — | — | — | — | — | — | — | — | ADCP11IF | ADCP10IF | ADCP9IF | ADCP8IF | — | 0000 |
| IFS6 | 0090 | ADCP1IF | ADCP0IF | — | — | — | — | AC4IF | AC3IF | AC2IF | PWM9IF | PWM8IF | PWM7IF | PWM6IF | PWM5IF | PWM4IF | PWM3IF | 0000 |
| IFS7 | 0092 | — | — | — | — | — | — | — | — | — | — | ADCP7IF | ADCP6IF | ADCP5IF | ADCP4IF | ADCP3IF | ADCP2IF | 0000 |
| IEC0 | 0094 | — | — | ADIE | U1TXIE | U1RXIE | SPI1IE | SPI1EIE | T3IE | T2IE | OC2IE | IC2IE | — | T1IE | OC1IE | IC1IE | INT0IE | 0000 |
| IEC1 | 0096 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | — | — | — | — | INT1IE | CNIE | AC1IE | MI2C1IE | SI2C1IE | 0000 |
| IEC2 | 0098 | — | — | — | — | — | — | — | — | IC4IE | IC3IE | — | — | — | SPI2IE | SPI2EIF | 0000 | |
| IEC3 | 009A | — | — | — | — | — | QE1IE | PSEMF | — | — | INT4IE | INT3IE | — | — | MI2C2IE | SI2C2IE | — | 0000 |
| IEC4 | 009C | — | — | — | — | QE1IE | — | PSESIF | — | — | — | — | — | — | U2EIF | U1EIF | — | 0000 |
| IEC5 | 009E | PWM2IE | PWM1IE | ADCP12IE | — | — | — | — | — | — | — | — | ADCP11IE | ADCP10IE | ADCP9IE | ADCP8IE | — | 0000 |
| IEC6 | 00A0 | ADCP1IE | ADCP0IE | — | — | — | AC4IE | AC3IE | AC2IE | PWM9IE | PWM8IE | PWM7IE | PWM6IE | PWM5IE | PWM4IE | PWM3IE | 0000 | |
| IEC7 | 00A2 | — | — | — | — | — | — | — | — | — | — | ADCP7IE | ADCP6IE | ADCP5IE | ADCP4IE | ADCP3IE | ADCP2IE | 0000 |
| IPC0 | 00A4 | — | T1IP2 | T1IP1 | T1IP0 | — | OC1IP2 | OC1IP1 | OC1IP0 | — | IC1IP2 | IC1IP1 | IC1IP0 | — | INT0IP2 | INT0IP1 | INT0IP0 | 4444 |
| IPC1 | 00A6 | — | T2IP2 | T2IP1 | T2IP0 | — | OC2IP2 | OC2IP1 | OC2IP0 | — | IC2IP2 | IC2IP1 | IC2IP0 | — | — | — | — | 4440 |
| IPC2 | 00A8 | — | U1RXIP2 | U1RXIP1 | U1RXIP0 | — | SPI1IP2 | SPI1IP1 | SPI1IP0 | — | SPI1EIP2 | SPI1EIP1 | SPI1EIP0 | — | T3IP2 | T3IP1 | T3IP0 | 4444 |
| IPC3 | 00AA | — | — | — | — | — | — | — | — | — | ADIP2 | ADIP1 | ADIP0 | — | U1TXIP2 | U1TXIP1 | U1TXIP0 | 0044 |
| IPC4 | 00AC | — | CNIP2 | CNIP1 | CNIP0 | — | AC1IP2 | AC1IP1 | AC1IP0 | — | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | — | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 4444 |
| IPC5 | 00AE | — | — | — | — | — | — | — | — | — | — | — | — | INT1IP2 | INT1IP1 | INT1IP0 | 0004 | |
| IPC6 | 00B0 | — | T4IP2 | T4IP1 | T4IP0 | — | OC4IP2 | OC4IP1 | OC4IP0 | — | OC3IP2 | OC3IP1 | OC3IP0 | — | — | — | — | 4440 |
| IPC7 | 00B2 | — | U2TXIP2 | U2TXIP1 | U2TXIP0 | — | U2RXIP2 | U2RXIP1 | U2RXIP0 | — | INT2IP2 | INT2IP1 | INT2IP0 | — | T5IP2 | T5IP1 | T5IP0 | 4444 |
| IPC8 | 00B4 | — | — | — | — | — | — | — | — | — | SPI2IP2 | SPI2IP1 | SPI2IP0 | — | SPI2EIP2 | SPI2EIP1 | SPI2EIP0 | 0044 |
| IPC9 | 00B6 | — | — | — | — | — | IC4IP2 | IC4IP1 | IC4IP0 | — | IC3IP2 | IC3IP1 | IC3IP0 | — | — | — | — | 0440 |
| IPC12 | 00BC | — | — | — | — | — | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 | — | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | — | — | — | — | 0440 |
| IPC13 | 00BE | — | — | — | — | — | INT4IP2 | INT4IP1 | INT4IP0 | — | INT3IP2 | INT3IP1 | INT3IP0 | — | — | — | — | 0440 |
| IPC14 | 00C0 | — | — | — | — | — | QE1IP2 | QE1IP1 | QE1IP0 | — | PSEMIP2 | PSEMIP1 | PSEMIP0 | — | — | — | — | 0440 |
| IPC16 | 00C4 | — | — | — | — | — | U2EIP2 | U2EIP1 | U2EIP0 | — | U1EIP2 | U1EIP1 | U1EIP0 | — | — | — | — | 0440 |
| IPC18 | 00C8 | — | QE1IP2 | QE1IP1 | QE1IP0 | — | — | — | — | — | PSESMIP2 | PSESMIP1 | PSESMIP0 | — | — | — | — | 4040 |
| IPC20 | 00CC | — | ADCP10IP2 | ADCP10IP1 | ADCP10IP0 | — | ADCP9IP2 | ADCP9IP1 | ADCP9IP0 | — | ADCP8IP2 | ADCP8IP1 | ADCP8IP0 | — | — | — | — | 4440 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: HIGH-SPEED PWM REGISTER MAP

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|----------|--------|--------|--------|--------|--------|----------|----------|----------------|----------|----------|----------|----------|--------------|--------------|---------|------------|
| PTCON | 0400 | PTEN | — | PTSIDL | SESTAT | SEIEN | EIPU | SYNCPOL | SYNCOEN | SYNCEN | SYNCSRC2 | SYNCSRC1 | SYNCSRC0 | SEVTPS3 | SEVTPS2 | SEVTPS1 | SEVTPS0 | 0000 |
| PTCON2 | 0402 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | PCLKDIV<2:0> | 0000 | |
| PTPER | 0404 | | | | | | | | | PTPER<15:0> | | | | | | | FFF8 | |
| SEVTCMP | 0406 | | | | | | | | | SEVTCMP<12:0> | | | | — | — | — | 0000 | |
| MDC | 040A | | | | | | | | | MDC<15:0> | | | | | | | 0000 | |
| STCON | 040E | — | — | — | SESTAT | SEIEN | EIPU | SYNCPOL | SYNCOEN | SYNCEN | SYNCSRC2 | SYNCSRC1 | SYNCSRC0 | SEVTPS3 | SEVTPS2 | SEVTPS1 | SEVTPS0 | 0000 |
| STCON2 | 0410 | — | — | — | — | — | — | — | — | — | — | — | — | — | PCLKDIV<2:0> | 0000 | | |
| STPER | 0412 | | | | | | | | | STPER<15:0> | | | | | | | FFF8 | |
| SSEVTCMP | 0414 | | | | | | | | | SSEVTCMP<15:3> | | | | — | — | — | 0000 | |
| CHOP | 041A | CHPCLKEN | — | — | — | — | — | CHOPCLK6 | CHOPCLK5 | CHOPCLK4 | CHOPCLK3 | CHOPCLK2 | CHOPCLK1 | CHOPCLK0 | — | — | 0000 | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: HIGH-SPEED PWM GENERATOR 1 REGISTER MAP

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|---------|---------|---------|---------|-----------|-----------|-----------|-----------|----------------|---------|----------|----------|----------|----------|----------|----------|------------|
| PWMCON1 | 0420 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLien | TRGIEN | ITB | MDCS | DTC1 | DTC0 | DTCP | — | MTBS | CAM | XPRS | IUE | 0000 |
| IOCON1 | 0422 | PENH | PENL | POLH | POLL | PMOD1 | PMOD0 | OVRENH | OVRENL | OVRDAT1 | OVRDAT0 | FLTDAT1 | FLTDAT0 | CLDAT1 | CLDAT0 | SWAP | OSYNC | 0000 |
| FCLCON1 | 0424 | IFLTMOD | CLSRC4 | CLSRC3 | CLSRC2 | CLSRC1 | CLSRC0 | CLPOL | CLMOD | FLTSRC4 | FLTSRC3 | FLTSRC2 | FLTSRC1 | FLTSRC0 | FLTPOL | FLTMOD1 | FLTMOD0 | 0000 |
| PDC1 | 0426 | | | | | | | | | PDC1<15:0> | | | | | | | 0000 | |
| PHASE1 | 0428 | | | | | | | | | PHASE1<15:0> | | | | | | | 0000 | |
| DTR1 | 042A | — | — | | | | | | | DTR1<13:0> | | | | | | | 0000 | |
| ALTDTR1 | 042C | — | — | | | | | | | ALTDTR1<13:0> | | | | | | | 0000 | |
| SDC1 | 042E | | | | | | | | | SDC1<15:0> | | | | | | | 0000 | |
| SPHASE1 | 0430 | | | | | | | | | SPHASE1<15:0> | | | | | | | 0000 | |
| TRIG1 | 0432 | | | | | | | | | TRGCMPl<12:0> | | | | — | — | — | 0000 | |
| TRGCON1 | 0434 | TRGDIV3 | TRGDIV2 | TRGDIV1 | TRGDIV0 | — | — | — | — | DTM | — | TRGSTRT5 | TRGSTRT4 | TRGSTRT3 | TRGSTRT2 | TRGSTRT1 | TRGSTRT0 | 0000 |
| STRIG1 | 0436 | | | | | | | | | STRGCMPl<12:0> | | | | — | — | — | 0000 | |
| PWMCAP1 | 0438 | | | | | | | | | PWMCAP<12:0> | | | | — | — | — | 0000 | |
| LEBCON1 | 043A | PHR | PHF | PLR | PLF | FTLLEBEN | CLLEBEN | — | — | — | — | BCH | BCL | BPHH | BPHL | BPLH | BPLL | 0000 |
| LEBDLY1 | 043C | — | — | — | — | | | | | LEB<8:0> | | | | — | — | — | 0000 | |
| AUXCON1 | 043E | HRPDIS | HRDDIS | — | — | BLANKSEL3 | BLANKSEL2 | BLANKSEL1 | BLANKSEL0 | — | — | CHOPSEL3 | CHOPSEL2 | CHOPSEL1 | CHOPSEL0 | CHOPHEN | CHOPLEN | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: HIGH-SPEED PWM GENERATOR 2 REGISTER MAP

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets | | |
|-----------|----------|----------------------------|---------|---------------|---------|-----------|-----------|-----------|-----------|---------|---------|----------|----------|----------|----------|----------|----------|------------|--|------|
| PWMCON2 | 0440 | FLTSTAT | CLSTAT | TRGSTAT | FLTIEN | CLIEN | TRGIEN | ITB | MDCS | DTC1 | DTC0 | DTCP | — | MTBS | CAM | XPRES | IUE | 0000 | | |
| IOCON2 | 0442 | PENH | PENL | POLH | POLL | PMOD1 | PMOD0 | OVRENH | OVRENL | OVRDAT1 | OVRDAT0 | FLTDAT1 | FLTDAT0 | CLDAT1 | CLDAT0 | SWAP | OSYNC | 0000 | | |
| FCLCON2 | 0444 | IFLTMOD | CLSRC4 | CLSRC3 | CLSRC2 | CLSRC1 | CLSRC0 | CLPOL | CLMOD | FLTSRC4 | FLTSRC3 | FLTSRC2 | FLTSRC1 | FLTSRC0 | FLTPOL | FLTMOD1 | FLTMOD0 | 0000 | | |
| PDC2 | 0446 | PDC2<15:0> | | | | | | | | | | | | | | 0000 | | | | |
| PHASE2 | 0448 | PHASE2<15:0> | | | | | | | | | | | | | | 0000 | | | | |
| DTR2 | 044A | — | — | DTR2<13:0> | | | | | | | | | | | | | | 0000 | | |
| ALTDTR2 | 044C | — | — | ALTDTR2<13:0> | | | | | | | | | | | | | | 0000 | | |
| SDC2 | 044E | SDC2<15:0> | | | | | | | | | | | | | | 0000 | | | | |
| SPHASE2 | 0450 | SPHASE2<15:0> | | | | | | | | | | | | | | 0000 | | | | |
| TRIG2 | 0452 | TRGCM ^P <12:0> | | | | | | | | | | | | | | 0000 | | | | |
| TRGCON2 | 0454 | TRGDIV3 | TRGDIV2 | TRGDIV1 | TRGDIV0 | — | — | — | — | DTM | — | TRGSTRT5 | TRGSTRT4 | TRGSTRT3 | TRGSTRT2 | TRGSTRT1 | TRGSTRT0 | 0000 | | |
| STRIG2 | 0456 | STRGCM ^P <12:0> | | | | | | | | | | | | | | 0000 | | | | |
| PWMCAP2 | 0458 | PWM ^C AP<12:0> | | | | | | | | | | | | | | 0000 | | | | |
| LEBCON2 | 045A | PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | — | — | — | — | BCH | BCL | BPHH | BPHL | BPLH | BPLL | 0000 | | |
| LEBDLY2 | 045C | — | — | — | — | LEB<8:0> | | | | | | | | | | | | | | 0000 |
| AUXCON2 | 045E | HRPDIS | HRDDIS | — | — | BLANKSEL3 | BLANKSEL2 | BLANKSEL1 | BLANKSEL0 | — | — | CHOPSEL3 | CHOPSEL2 | CHOPSEL1 | CHOPSEL0 | CHOPHEN | CHOPLEN | 0000 | | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES ONLY

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|---------|--------|---------|-----------|-----------|-----------|-----------|-----------|---------|--------|---------|-----------|-----------|-----------|-----------|-----------|------------|
| ADCON | 0300 | ADON | — | ADSLIDL | SLOWCLK | — | GSWTRG | — | FORM | EIE | ORDER | SEQSAMP | ASYNCSAMP | — | ADCS2 | ADCS1 | ADCS0 | 0003 |
| ADPCFG | 0302 | | | | | | | | | | | | | | | | | 0000 |
| ADPCFG2 | 0304 | — | — | — | — | — | — | — | — | | | | | | | | | 0000 |
| ADSTAT | 0306 | — | — | — | P12RDY | P11RDY | P10RDY | P9RDY | P8RDY | P7RDY | P6RDY | P5RDY | P4RDY | P3RDY | P2RDY | P1RDY | P0RDY | 0000 |
| ADBASIC | 0308 | | | | | | | | | | | | | | | | — | 0000 |
| ADCPC0 | 030A | IRQEN1 | PEND1 | SWTRG1 | TRGSRC14 | TRGSRC13 | TRGSRC12 | TRGSRC11 | TRGSRC10 | IRQEN0 | PEND0 | SWTRG0 | TRGSRC04 | TRGSRC03 | TRGSRC02 | TRGSRC01 | TRGSRC00 | 0000 |
| ADCPC1 | 030C | IRQEN3 | PEND3 | SWTRG3 | TRGSRC34 | TRGSRC33 | TRGSRC32 | TRGSRC31 | TRGSRC30 | IRQEN2 | PEND2 | SWTRG2 | TRGSRC24 | TRGSRC23 | TRGSRC22 | TRGSRC21 | TRGSRC20 | 0000 |
| ADCPC2 | 030E | IRQEN5 | PEND5 | SWTRG5 | TRGSRC54 | TRGSRC53 | TRGSRC52 | TRGSRC51 | TRGSRC50 | IRQEN4 | PEND4 | SWTRG4 | TRGSRC44 | TRGSRC43 | TRGSRC42 | TRGSRC41 | TRGSRC40 | 0000 |
| ADCPC3 | 0310 | IRQEN7 | PEND7 | SWTRG7 | TRGSRC74 | TRGSRC73 | TRGSRC72 | TRGSRC71 | TRGSRC70 | IRQEN6 | PEND6 | SWTRG6 | TRGSRC64 | TRGSRC63 | TRGSRC62 | TRGSRC61 | TRGSRC60 | 0000 |
| ADCPC4 | 0312 | IRQEN9 | PEND9 | SWTRG9 | TRGSRC94 | TRGSRC93 | TRGSRC92 | TRGSRC94 | TRGSRC90 | IRQEN8 | PEND8 | SWTRG8 | TRGSRC84 | TRGSRC83 | TRGSRC82 | TRGSRC81 | TRGSRC80 | 0000 |
| ADCPC5 | 0314 | IRQEN11 | PEND11 | SWTRG11 | TRGSRC114 | TRGSRC113 | TRGSRC112 | TRGSRC111 | TRGSRC110 | IRQEN10 | PEND10 | SWTRG10 | TRGSRC104 | TRGSRC103 | TRGSRC102 | TRGSRC101 | TRGSRC100 | 0000 |
| ADCPC6 | 0316 | — | — | — | — | — | — | — | — | IRQEN12 | PEND12 | SWTRG12 | TRGSRC124 | TRGSRC123 | TRGSRC122 | TRGSRC121 | TRGSRC120 | 0000 |
| ADCBUF0 | 0340 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF1 | 0342 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF2 | 0344 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF3 | 0346 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF4 | 0348 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF5 | 034A | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF6 | 034C | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF7 | 034E | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF8 | 0350 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF9 | 0352 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF10 | 0354 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF11 | 0356 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF12 | 0358 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF13 | 035A | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF14 | 035C | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF15 | 035E | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF16 | 0360 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF17 | 0362 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF18 | 0364 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF19 | 0366 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF20 | 0368 | | | | | | | | | | | | | | | | xxxx | |
| ADCBUF21 | 036A | | | | | | | | | | | | | | | | xxxx | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|----------|--------|--------|--------|----------|----------|----------|----------|----------|---------|--------|---------|--------------------|-----------|-----------|-----------|-------------|------------|
| ADCON | 0300 | ADON | — | ADSLD | SLOWCLK | — | GSWTRG | — | FORM | EIE | ORDER | SEQSAMP | ASYNCsamp | — | ADCS2 | ADCS1 | ADCS0 | 0003 |
| ADPCFG | 0302 | | | | | | | | | | | | | | | | | 0000 |
| ADPCFG2 | 0304 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | PCFG<17:16> | 0000 |
| ADSTAT | 0306 | — | — | — | P12RDY | — | — | — | P8RDY | P7RDY | P6RDY | P5RDY | P4RDY | P3RDY | P2RDY | P1RDY | P0RDY | 0000 |
| ADBASEx | 0308 | | | | | | | | | | | | | | | | — | 0000 |
| ADCPC0 | 030A | IRQEN1 | PEND1 | SWTRG1 | TRGSRC14 | TRGSRC13 | TRGSRC12 | TRGSRC11 | TRGSRC10 | IRQENO | PEND0 | SWTRG0 | TRGSRC04 | TRGSRC03 | TRGSRC02 | TRGSRC01 | TRGSRC00 | 0000 |
| ADCPC1 | 030C | IRQEN3 | PEND3 | SWTRG3 | TRGSRC34 | TRGSRC33 | TRGSRC32 | TRGSRC31 | TRGSRC30 | IRQEN2 | PEND2 | SWTRG2 | TRGSRC24 | TRGSRC23 | TRGSRC22 | TRGSRC21 | TRGSRC20 | 0000 |
| ADCPC2 | 030E | IRQEN5 | PEND5 | SWTRG5 | TRGSRC54 | TRGSRC53 | TRGSRC52 | TRGSRC51 | TRGSRC50 | IRQEN4 | PEND4 | SWTRG4 | TRGSRC44 | TRGSRC43 | TRGSRC42 | TRGSRC41 | TRGSRC40 | 0000 |
| ADCPC3 | 0310 | IRQEN7 | PEND7 | SWTRG7 | TRGSRC74 | TRGSRC73 | TRGSRC72 | TRGSRC71 | TRGSRC70 | IRQEN6 | PEND6 | SWTRG6 | TRGSRC64 | TRGSRC63 | TRGSRC62 | TRGSRC61 | TRGSRC60 | 0000 |
| ADCPC4 | 0312 | — | — | — | — | — | — | — | — | IRQEN8 | PEND8 | SWTRG8 | TRGSRC84 | TRGSRC83 | TRGSRC82 | TRGSRC81 | TRGSRC80 | 0000 |
| ADCPC6 | 0316 | — | — | — | — | — | — | — | — | IRQEN12 | PEND12 | SWTRG12 | TRGSRC124 | TRGSRC123 | TRGSRC122 | TRGSRC121 | TRGSRC120 | 0000 |
| ADCBUF0 | 0340 | | | | | | | | | | | | ADC Data Buffer 0 | | | | xxxx | |
| ADCBUF1 | 0342 | | | | | | | | | | | | ADC Data Buffer 1 | | | | xxxx | |
| ADCBUF2 | 0344 | | | | | | | | | | | | ADC Data Buffer 2 | | | | xxxx | |
| ADCBUF3 | 0346 | | | | | | | | | | | | ADC Data Buffer 3 | | | | xxxx | |
| ADCBUF4 | 0348 | | | | | | | | | | | | ADC Data Buffer 4 | | | | xxxx | |
| ADCBUF5 | 034A | | | | | | | | | | | | ADC Data Buffer 5 | | | | xxxx | |
| ADCBUF6 | 034C | | | | | | | | | | | | ADC Data Buffer 6 | | | | xxxx | |
| ADCBUF7 | 034E | | | | | | | | | | | | ADC Data Buffer 7 | | | | xxxx | |
| ADCBUF8 | 0350 | | | | | | | | | | | | ADC Data Buffer 8 | | | | xxxx | |
| ADCBUF9 | 0352 | | | | | | | | | | | | ADC Data Buffer 9 | | | | xxxx | |
| ADCBUF10 | 0354 | | | | | | | | | | | | ADC Data Buffer 10 | | | | xxxx | |
| ADCBUF11 | 0356 | | | | | | | | | | | | ADC Data Buffer 11 | | | | xxxx | |
| ADCBUF12 | 0358 | | | | | | | | | | | | ADC Data Buffer 12 | | | | xxxx | |
| ADCBUF13 | 035A | | | | | | | | | | | | ADC Data Buffer 13 | | | | xxxx | |
| ADCBUF14 | 035C | | | | | | | | | | | | ADC Data Buffer 14 | | | | xxxx | |
| ADCBUF15 | 035E | | | | | | | | | | | | ADC Data Buffer 15 | | | | xxxx | |
| ADCBUF16 | 0360 | | | | | | | | | | | | ADC Data Buffer 16 | | | | xxxx | |
| ADCBUF17 | 0362 | | | | | | | | | | | | ADC Data Buffer 17 | | | | xxxx | |
| ADCBUF24 | 0370 | | | | | | | | | | | | ADC Data Buffer 24 | | | | xxxx | |
| ADCBUF25 | 0372 | | | | | | | | | | | | ADC Data Buffer 25 | | | | xxxx | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

5.2 RTSP Operation

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 27-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the Table Write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 27-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 27-12).

EQUATION 5-1: PROGRAMMING TIME

$$T = \frac{1}{7.37 \text{ MHz} \times (\text{FRC Accuracy})\% \times (\text{FRC Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 9-4) are set to 'b000000, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$$TRW = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.02) \times (1 - 0.000938)} = 1.473 \text{ ms}$$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$TRW = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.02) \times (1 - 0.000938)} = 1.533 \text{ ms}$$

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

NOTES:

REGISTER 16-21: FCLCONx: PWM FAULT CURRENT-LIMIT CONTROL x REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|----------------------|-------|
| IFLTMOD | CLSRC4 ^(2,3) | CLSRC3 ^(2,3) | CLSRC2 ^(2,3) | CLSRC1 ^(2,3) | CLSRC0 ^(2,3) | CLPOL ⁽¹⁾ | CLMOD |
| bit 15 | bit 8 | | | | | | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|-----------------------|---------|---------|
| FLTSRC4 ^(2,3) | FLTSRC3 ^(2,3) | FLTSRC2 ^(2,3) | FLTSRC1 ^(2,3) | FLTSRC0 ^(2,3) | FLTPOL ⁽¹⁾ | FLTMOD1 | FLTMOD0 |
| bit 7 | bit 0 | | | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

| | |
|-----------|---|
| bit 15 | IFLTMOD: Independent Fault Mode Enable bit 1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output and Fault input maps FLTDAT<0> to PWMxL output. The CLDAT<1:0> bits are not used for override functions. 0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMxL outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs. |
| bit 14-10 | CLSRC<4:0>: Current-Limit Control Signal Source Select for PWM Generator # bits ^(2,3) These bits also specify the source for the Dead-Time Compensation input signal, DTCMPx. 11111 = Reserved 11110 = Fault 23 11101 = Fault 22 11100 = Fault 21 11011 = Fault 20 11010 = Fault 19 11001 = Fault 18 11000 = Fault 17 10111 = Fault 16 10110 = Fault 15 10101 = Fault 14 10100 = Fault 13 10011 = Fault 12 10010 = Fault 11 10001 = Fault 10 10000 = Fault 9 01111 = Fault 8 01110 = Fault 7 01101 = Fault 6 01100 = Fault 5 01011 = Fault 4 01010 = Fault 3 01001 = Fault 2 01000 = Fault 1 00111 = Reserved 00110 = Reserved 00101 = Reserved 00100 = Reserved 00011 = Analog Comparator 4 00010 = Analog Comparator 3 00001 = Analog Comparator 2 00000 = Analog Comparator 1 |

Note 1: These bits should be changed only when PTEN (PTCON<15>) = 0.

- 2:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
- 3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1:** This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**Serial Peripheral Interface (SPI)**” (DS70005185) in the “*dsPIC33/PIC24 Family Reference Manual*”, which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters and so on. The SPI module is compatible with the Motorola® SPI and SIOP modules.


The SPI module consists of a 16-bit shift register, SPIxSR (where $x = 1$ or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of these four pins:

- SDIx (Serial Data Input)
- SDOx (Serial Data Output)
- SCKx (Shift Clock Input Or Output)
- SSx (Active-Low Slave Select)

In Master mode operation, SCK is a clock output; in Slave mode, it is a clock input.

FIGURE 18-1: SPIx MODULE BLOCK DIAGRAM



REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|--------|--------|-----|-----|-----|-----|-----|
| FRMEN | SPIFSD | FRMPOL | — | — | — | — | — |
| bit 15 | bit 8 | | | | | | |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 |
|-------|-------|-----|-----|-----|-----|--------|-----|
| — | — | — | — | — | — | FRMDLY | — |
| bit 7 | bit 0 | | | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **FRMEN:** Framed SPIx Support bit
 1 = Framed SPIx support is enabled (\overline{SS}_x pin is used as Frame Sync pulse input/output)
 0 = Framed SPIx support is disabled
- bit 14 **SPIFSD:** Frame Sync Pulse Direction Control bit
 1 = Frame Sync pulse input (slave)
 0 = Frame Sync pulse output (master)
- bit 13 **FRMPOL:** Frame Sync Pulse Polarity bit
 1 = Frame Sync pulse is active-high
 0 = Frame Sync pulse is active-low
- bit 12-2 **Unimplemented:** Read as '0'
- bit 1 **FRMDLY:** Frame Sync Pulse Edge Select bit
 1 = Frame Sync pulse coincides with first bit clock
 0 = Frame Sync pulse precedes first bit clock
- bit 0 **Unimplemented:** This bit must not be set to '1' by the user application

REGISTER 22-7: ADCPC1: ADC CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

| | |
|---------|---|
| bit 4-0 | TRGSRC2<4:0> : Trigger 2 Source Selection bits |
| | Selects trigger source for conversion of Analog Channels AN5 and AN4. |
| | 11111 = Timer2 period match |
| | 11110 = PWM Generator 8 current-limit ADC trigger |
| | 11101 = PWM Generator 7 current-limit ADC trigger |
| | 11100 = PWM Generator 6 current-limit ADC trigger |
| | 11011 = PWM Generator 5 current-limit ADC trigger |
| | 11010 = PWM Generator 4 current-limit ADC trigger |
| | 11001 = PWM Generator 3 current-limit ADC trigger |
| | 11000 = PWM Generator 2 current-limit ADC trigger |
| | 10111 = PWM Generator 1 current-limit ADC trigger |
| | 10110 = PWM Generator 9 secondary trigger is selected |
| | 10101 = PWM Generator 8 secondary trigger is selected |
| | 10100 = PWM Generator 7 secondary trigger is selected |
| | 10011 = PWM Generator 6 secondary trigger is selected |
| | 10010 = PWM Generator 5 secondary trigger is selected |
| | 10001 = PWM Generator 4 secondary trigger selected |
| | 10000 = PWM Generator 3 secondary trigger is selected |
| | 01111 = PWM Generator 2 secondary trigger is selected |
| | 01110 = PWM Generator 1 secondary trigger is selected |
| | 01101 = PWM secondary Special Event Trigger is selected |
| | 01100 = Timer1 period match |
| | 01011 = PWM Generator 8 primary trigger is selected |
| | 01010 = PWM Generator 7 primary trigger is selected |
| | 01001 = PWM Generator 6 primary trigger is selected |
| | 01000 = PWM Generator 5 primary trigger is selected |
| | 00111 = PWM Generator 4 primary trigger is selected |
| | 00110 = PWM Generator 3 primary trigger is selected |
| | 00101 = PWM Generator 2 primary trigger is selected |
| | 00100 = PWM Generator 1 primary trigger is selected |
| | 00011 = PWM Special Event Trigger is selected |
| | 00010 = Global software trigger is selected |
| | 00001 = Individual software trigger is selected |
| | 00000 = No conversion is enabled |

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

REGISTER 22-8: ADCPC2: ADC CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)

| | |
|----------|--|
| bit 12-8 | TRGSRC5<4:0> : Trigger 5 Source Selection bits Selects trigger source for conversion of Analog Channels AN11 and AN10. 11111 = Timer2 period match 11110 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger selected 10101 = PWM Generator 8 secondary trigger selected 10100 = PWM Generator 7 secondary trigger selected 10011 = PWM Generator 6 secondary trigger selected 10010 = PWM Generator 5 secondary trigger selected 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = PWM secondary Special Event Trigger selected 01100 = Timer1 period match 01011 = PWM Generator 8 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01001 = PWM Generator 6 primary trigger selected 01000 = PWM Generator 5 primary trigger selected 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion is enabled |
| bit 7 | IRQEN4 : Interrupt Request Enable 4 bit 1 = Enables IRQ generation when requested conversion of Channels AN9 and AN8 is completed 0 = IRQ is not generated |
| bit 6 | PEND4 : Pending Conversion Status 4 bit 1 = Conversion of Channels AN9 and AN8 is pending; set when selected trigger is asserted 0 = Conversion is complete |
| bit 5 | SWTRG4 : Software Trigger 4 bit 1 = Starts conversion of AN9 and AN8 (if selected by the TRGSRCx<4:0> bits) ⁽¹⁾ This bit is automatically cleared by hardware when the PEND4 bit is set. 0 = Conversion has not started |

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

NOTES:

TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|--------|---|---|------|------|-------|---|
| Param. | Symbol | Characteristic | Min. | Typ. | Max. | Units | Conditions |
| DO20A | VOH1 | Output High Voltage I/O Pins: 4x Sink Driver Pins – RA0-RA7, RA14, RA15, RB0-RB15, RC1-RC4, RC12-RC14, RD0-RD2, RD8-RD12, RD14, RD15, RE8, RE9, RF0-RF8, RF12, RF13, RG0-RG3, RG6-RG9, RG14, RG15 | 1.5 | — | — | V | $I_{OH} \geq -12 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 2.0 | — | — | V | $I_{OH} \geq -11 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 3.0 | — | — | V | $I_{OH} \geq -3 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | VOH2 | Output High Voltage I/O Pins: 8x Sink Driver Pin – RC15 | 1.5 | — | — | V | $I_{OH} \geq -16 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 2.0 | — | — | V | $I_{OH} \geq -12 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 3.0 | — | — | V | $I_{OH} \geq -4 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | VOH3 | Output High Voltage I/O Pins: 16x Sink Driver Pins – RA9, RA10, RD3-RD7, RD13, RE0-RE7, RG12, RG13 | 1.5 | — | — | V | $I_{OH} \geq -30 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 2.0 | — | — | V | $I_{OH} \geq -25 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |
| | | | 3.0 | — | — | V | $I_{OH} \geq -8 \text{ mA}$, $V_{DD} = 3.3\text{V}$ (See Note 1) |

Note 1: Parameters are characterized, but not tested.

TABLE 27-11: ELECTRICAL CHARACTERISTICS: BROWN-OUT RESET (BOR)

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V ⁽³⁾ (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|--------|--|--|-----|------|-------|------------|
| Param No. | Symbol | Characteristic | Min ⁽¹⁾ | Typ | Max | Units | Conditions |
| BO10 | VBOR | BOR Event on VDD Transition High-to-Low | 2.6 | — | 2.95 | V | See Note 2 |

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

- 2: The device will operate as normal until the V_{DDMIN} threshold is reached.
- 3: Overall functional device operation at $V_{BORMIN} < V_{DD} < V_{DDMIN}$ is tested but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below V_{DDMIN} .

TABLE 27-37: SPI_x SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) | | | | |
|--------------------|-----------------------|---|--|--------------------|-----|-------|-------------------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK _x Input Frequency | — | — | 11 | MHz | See Note 3 |
| SP72 | TscF | SCK _x Input Fall Time | — | — | — | ns | See Parameter DO32 and Note 4 |
| SP73 | TscR | SCK _x Input Rise Time | — | — | — | ns | See Parameter DO31 and Note 4 |
| SP30 | TdoF | SDO _x Data Output Fall Time | — | — | — | ns | See Parameter DO32 and Note 4 |
| SP31 | TdoR | SDO _x Data Output Rise Time | — | — | — | ns | See Parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDO _x Data Output Valid after SCK _x Edge | — | 6 | 20 | ns | |
| SP36 | TdoV2scH, TdoV2scL | SDO _x Data Output Setup to First SCK _x Edge | 30 | — | — | ns | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCK _x Edge | 30 | — | — | ns | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCK _x Edge | 30 | — | — | ns | |
| SP50 | TssL2scH, TssL2scL | SS _x ↓ to SCK _x ↑ or SCK _x Input | 120 | — | — | ns | |
| SP51 | TssH2doZ | SS _x ↑ to SDO _x Output High-Impedance | 10 | — | 50 | ns | See Note 4 |
| SP52 | TscH2ssH TscL2ssH | SS _x after SCK _x Edge | 1.5 T _{CY} + 40 | — | — | ns | See Note 4 |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK_x is 91 ns. Therefore, the SCK_x clock, generated by the master, must not violate this specification.

4: Assumes 50 pF load on all SPI_x pins.

TABLE 27-42: COMPARATOR MODULE SPECIFICATIONS

| AC and DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature: -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|---------------------------|--------|--|---|-----|------------|-------|--|
| Param. No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| CM10 | VIOFF | Input Offset Voltage | | ±5 | ±15 | mV | |
| CM11 | VICM | Input Common-Mode Voltage Range ⁽¹⁾ | 0 | — | AVDD – 1.5 | V | |
| CM12 | VGAIN | Open-Loop Gain ⁽¹⁾ | 90 | — | — | db | |
| CM13 | CMRR | Common-Mode Rejection Ratio ⁽¹⁾ | 70 | — | — | db | |
| CM14 | TRESP | Large Signal Response | | 20 | 30 | ns | V+ input step of 100 mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin. |

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 27-43: DAC MODULE SPECIFICATIONS

| AC and DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature: -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|---------------------------|--------|---|---|------|------------|-------|---|
| Param. . No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| DA01 | EXTREF | External Reference Voltage ⁽¹⁾ | 0 | — | AVDD – 1.6 | V | |
| DA08 | INTREF | Internal Reference Voltage ⁽¹⁾ | 1.25 | 1.32 | 1.41 | V | |
| DA02 | CVRES | Resolution | 10 data bits | | | bits | |
| DA03 | INL | Integral Nonlinearity Error | — | ±1.0 | — | — | AVDD = 3.3V, DACREF = (AVDD/2)V |
| DA04 | DNL | Differential Nonlinearity Error | — | ±0.8 | — | LSB | |
| DA05 | EOFF | Offset Error | — | ±2.0 | — | LSB | |
| DA06 | EG | Gain Error | — | ±2.0 | — | LSB | |
| DA07 | TSET | Settling Time ⁽¹⁾ | — | — | 650 | nsec | Measured when range = 1 (high range) and CMREF<9:0> transitions from 0x1FF to 0x300. |

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>