

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, QEI, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	9K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs610-50i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610



3.4 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R/W-0		
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB ^(1,4)	DA	DC		
bit 15							bit 8		
R/W-0 ⁽³	³⁾ R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С		
bit 7							bit 0		
Legend:		C = Clearable	bit						
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	OA: Accumula	ator A Overflov	v Status bit						
	1 = Accumula 0 = Accumula	itor A has over	overflowed						
bit 14	OB: Accumul	ator B Overflov	v Status bit						
	1 = Accumula	1 = Accumulator B has overflowed							
	0 = Accumulator B has not overflowed								
bit 13	SA: Accumula	ator A Saturatio	on 'Sticky' Stat	tus bit ⁽¹⁾					
	1 = Accumula	tor A is saturat	ed or has bee	en saturated at	some time				
hit 12		nor A IS not Sat	uraleu n 'Sticky' Stot	tue hit(1)					
DIL 12		tor B is saturat	ed or has hee	ius bil. In saturated at	some time				
	0 = Accumula	tor B is not sat	urated						
bit 11	0AB: OA O	B Combined A	.ccumulator O	verflow Status	bit				
	1 = Accumula	tor A or B has	overflowed						
	0 = Neither A	ccumulator A o	r B has overfl	owed	(4.4)				
bit 10	SAB: SA SI	B Combined Ad	cumulator 'St	icky' Status bit	(1,4)				
	1 = Accumula 0 = Neither A	tor A or B is sa	iturated or has	s been saturati	ed at some time	in the past			
bit 9		Active bit							
	1 = D0 loop in	progress							
	0 = DO loop n	ot in progress							
bit 8	DC: MCU ALU Half Carry/Borrow bit								
	1 = A carry-o	ut from the 4th	low-order bit (for byte-sized of	data) or 8th low-	order bit (for wo	ord-sized data)		
	of the res	out from the 4	th low-order h	nit (for hyte-siz	ed data) or 8th	low-order bit (f	or word-sized		
	data) of t	he result occur	red						
Note 1:	This bit can be rea	d or cleared (n	ot set).						
2:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL<3> = 1 . User interrupts are disabled when								

- IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4: Clearing this bit will clear SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
	—	—	US	EDT ⁽¹⁾	DL2	DL1	DL0
bit 15							bit 8
R/W-C		R/W-1	R/W-0		R/W-0	R/W-0	R/W-0
SAIA	SAIB	SAIDW	ACCSAI	IPL3	P5V	RND	
							DILU
Legend:		C = Clearabl	e bit				
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as	"0"	-1.6.4			
DIT 12	US: DSP Mul	tiply Unsigned	Signed Contro	oi dit			
	1 = DSP englished 0 = DSP englished 0 = DSP englished 0 = DSP englished 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	ne multiplies a	are unsigned				
bit 11	EDT: Early DO	Loop Termin	ation Control b	_{it} (1)			
	1 = Terminate	es executing D	o loop at the e	nd of the curre	nt loop iteration		
	0 = No effect						
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status b	its			
	111 = 7 DO lo	ops are active	9				
	•						
	•						
	001 = 1 DO lo	op is active					
hit 7		Saturation Er	ahla hit				
	1 = Accumula	ator A saturatio	on is enabled				
	0 = Accumula	ator A saturation	on is disabled				
bit 6	SATB: ACCB	Saturation Er	nable bit				
	1 = Accumula	ator B saturation	on is enabled				
	0 = Accumula	ator B saturatio	on is disabled		–		
bit 5	SAIDW: Data	a Space Write	from DSP Eng	line Saturation	Enable bit		
	$\perp = Data space 0 = $	ce write satura	ition is enabled	a d			
bit 4	ACCSAT: Acc	cumulator Sati	uration Mode S	Select bit			
	1 = 9.31 satu	ration (super s	aturation)				
	0 = 1.31 satu	ration (normal	saturation)				
bit 3	IPL3: CPU In	terrupt Priority	Level Status k	bit 3 ⁽²⁾			
	1 = CPU Inter	rrupt Priority L	evel is greater	than 7			
hit 2	PSV · Program	n Snace Visibi	lity in Data Sna	s ace Enable bit			
	1 = Program	space is visible	e in data space				
	0 = Program :	space is not vi	sible in data spare	bace			
bit 1	RND: Roundi	ng Mode Sele	ct bit				
	1 = Biased (c	onventional) r	ounding is ena	bled			
hit O	0 = Unbiased	(convergent)	rounding is en	abled			
U JIG	IF: Integer or	ractional Mu		elect Dit			
	1 = fractional 0 = Fractional	I mode is enabled	bled for DSP mult	nultiply operations	ons		
Note 1:	This bit will always	read as '0'.					

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices reserve the addresses between 0x00000 and 0x000200 for hardcoded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GS406/606/608/610 The and dsPIC33FJ64GS406/606/608/610 devices also have two Interrupt Vector Tables (IVT), located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the Interrupt Vector Tables is provided in Section 7.1 "Interrupt Vector Table".

st significant word	b l	east significant word	t	PC Address				
22	most significant word least significant word							
∠3	16	8	0					
000				0x000000				
000				0x000002				
000				0x000004				
000				0x000006				
		~						
/lemory ı' Byte s '0')	Instruc	tion Width						
	000 000 //emory ' Byte s '0')	000 000 000 000 0emory Instruction of the struction of the struc	000 000 000 000 000 000 Memory Instruction Width ' Byte s '0')	000 000 000 000 000 000 Memory Instruction Width ' Byte s '0')				

FIGURE 4 2. DDOCDAM MEMORY ODCANIZATION

TABLE 4-1: CPU CORE REGISTER MAP (CONTINUED)

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CORCON	0044	-	_	_	US	EDT	DL2	DL1	DL0	SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0000
MODCON	0046	XMODEN	YMODEN	_	—	BWM3	BWM2	BWM1	BWM0	YWM3	YWM2	YWM1	YWM0	XWM3	XWM2	XWM1	XWM0	0000
XMODSRT	0048		XS<15:1>								0	xxxx						
XMODEND	004A		XE<15:1>								1	xxxx						
YMODSRT	004C						Y	′S<15:1>									0	xxxx
YMODEND	004E						Y	′E<15:1>									1	xxxx
XBREV	0050	BREN	XB14	XB13	XB12	XB11	XB10	XB9	XB8	XB7	XB6	XB5	XB4	XB3	XB2	XB1	XB0	xxxx
DISICNT	0052	— — Disable Interrupts Counter Register							xxxx									

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4	4-24	: HIG	SH-SPE	EED PV	VM GEI	NERATO	OR 8 REG	SISTER N	IAP (EX	CLUDE	S dsPl0	C33FJ32	GS406 /	AND dsl	PIC33FJ	64GS40	6 DEVIC	ES)
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON8	0500	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	—	MTBS	CAM	XPRES	IUE	0000
IOCON8	0502	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON8	0504	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC8	0506		PDC8<15:0> 0000															
PHASE8	0508		PHASE8<15:0> 0000															
DTR8	050A	—	DTR8<13:0> 0000															
ALTDTR8	050A	—	—							ALTDT	R8<13:0>							0000
SDC8	050E								SDC	8<15:0>								0000
SPHASE8	0510								SPHAS	SE8<15:0>								0000
TRIG8	0512							TRGCMP<12	2:0>						_	-	_	0000
TRGCON8	0514	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG8	0516							STRGCMP<1	2:0>						_	-	_	0000
PWMCAP8	0518							PWMCAP<12	2:0>						_	-	_	0000
LEBCON8	051A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY8	051C	—	_	—	_				L	_EB<8:0>					_	-	_	0000
AUXCON8	051E	HRPDIS	HRDDIS	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	-	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE	ABLE 4-25: HIGH-SPEED PWM GENERATOR 9 REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES																	
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON9	0520	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	—	MTBS	CAM	XPRES	IUE	0000
IOCON9	0522	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON9	0524	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC9	0526		PDC9<15:0> 0000															
PHASE9	0528		PHASE9<15:0> 0000															
DTR9	052A	_	— — DTR9<13:0> 0000															
ALTDTR9	052A	_	ALTDTR9<13:0> 0000							0000								
SDC9	052E								SDC	9<15:0>								0000
SPHASE9	0530								SPHAS	E9<15:0>								0000
TRIG9	0532								TRGC	/IP<15:0>								0000
TRGCON9	0534	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG9	0536								STRGC	MP<15:0>								0000
PWMCAP9	0538							PWMCAP<12	2:0>						_	_	_	0000
LEBCON9	053A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY9	053C	_	LEB<8:0> 0000						0000									
AUXCON9	053E	HRPDIS	HRDDIS	_	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

	-	-										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0					
bit 15		•	•				bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	IC2IP2	IC2IP1	IC2IP0	—	DMA0IP2	DMA0IP1	DMA0IP0					
bit 7							bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, reac	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown					
bit 15	Unimplemen	ted: Read as '	0'									
bit 14-12	T2IP<2:0>: Timer2 Interrupt Priority bits											
	111 = Interru	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Interru	pt is Priority 1										
	000 = Interrupt source is disabled											
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC2IP<2:0>:	Output Compa	are Channel 2	Interrupt Prior	ity bits							
	111 = Interrup	 Interrupt is Priority / (highest priority interrupt) 										
	•	•										
	•											
	001 = Interru	pt is Priority 1										
		pt source is dis	abled									
bit 7	Unimplemen	ted: Read as	0'									
bit 6-4	IC2IP<2:0>:	nput Capture C	Channel 2 Inte	errupt Priority b	olts							
		pt is Priority 7 (nignest priorit	y interrupt)								
	•											
	•											
	001 = Interrup	pt is Priority 1	chied									
hit 0												
DIL 3			U al O Data Trar	ofor Complete	Interrupt Drieri	h / hita						
Dit 2-0	DMA0IP<2:0>: DMA Channel 0 Data Transfer Complete Interrupt Priority bits											
	 111 = Interrupt is Priority 7 (highest priority interrupt) • 											
	•											
	•											
	001 = Interru	pt is Priority 1	abled									

REGISTER 7-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

	DANIA	D 44/4				D 44/4	DAM 4
bit 15							bit 8
FORCE ⁽¹⁾	—		_	—	—	—	—
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3(2)	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	FORCE: Force DMA Transfer bit ⁽¹⁾
	1 = Forces a single DMA transfer (Manual mode)
	0 = Automatic DMA transfer initiation by DMA request
bit 14-7	Unimplemented: Read as '0'
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits ⁽²⁾
	000000-1111111 = DMAIRQ0-DMAIRQ127 are selected to be Channel DMAREQ

Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

					, -,		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	_	TSIDL	—	—	—	_	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	T32	—	TCS	
bit 7							bit 0
							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	TON: Timerx	On bit					
	<u>When T32 = 1</u> 1 = Starts 32	1 (in 32-Bit Tim	<u>er mode):</u> v timer pair				
	0 = Stops 32-	bit TMRx:TMR	y timer pair				
	When T32 = 0	o (in 16-Bit Tim	er mode):				
	1 = Starts 16-	bit timer					
h : t . d . d	0 = Stops 16-	bit timer	o.'				
Dit 14		ted: Read as ')' All-:4				
bit 13	1 SIDL: Timer	x Stop in Idle N	lode bit	vice entere Idl	o modo		
	1 = Discontinues 0 = Continues	s timer operatio	in in Idle mode		emode		
bit 12-7	Unimplemen	ted: Read as '	כי				
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit			
	When TCS =	<u>1:</u>					
	This bit is igno	ored.					
	<u>When TCS =</u> 1 = Gated time	<u>0:</u> e accumulation	is enabled				
	1 = Gated tim 0 = Gated tim	le accumulation	n is disabled				
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescal	e Select bits			
	11 = 1:256 pr	escale value					
	10 = 1:64 pre	scale value					
	01 = 1:8 pres	cale value					
hit 3	T32 • 32-Bit Ti	merx Mode Se	lect hit				
	1 = TMRx and $0 = TMRx$ and	d TMRy form a	32-bit timer	oit timer			
hit 2		ted: Read as '	ooparato ro . n'				
bit 1	TCS: Timerx (Clock Source S	- Select bit				
	1 = External c	clock from TxCl	K pin				
	0 = Internal cl	lock (Fosc/2)					
bit 0	Unimplemen	ted: Read as '	כ'				

REGISTER 13-1: TxCON: TIMERx CONTROL REGISTER (x = 2, 4)

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1 TO 4)

					•	,	
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	ICSIDL			_	—	_
bit 15				·			bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0
Legend:		HC = Hardwar	e Clearable bit				
R = Readabl	e bit	W = Writable b	bit	U = Unimpler	mented bit, re	ead as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemer	nted: Read as '0	3				
bit 13	ICSIDL: Inpu	it Capture x Stop	in Idle Contro	l bit			
	1 = Input cap	ture module hal	ts in CPU Idle	mode			
	0 = Input cap	ture module cor	itinues to opera	ate in CPU Idle	mode		
bit 12-8	Unimplemen	ited: Read as '0					
bit 7	ICTMR: Inpu	t Capture x Time	er Select bit				
	1 = IMR2 co 0 = TMR3 co	ontents are captu	ired on capture	event			
hit 6-5		lect Number of (Captures per In	torrupt bite			
DII 0-5	11 – Interrun	t on every fourth	captures per in				
	10 = Interrup	ot on every third	capture event				
	01 = Interrup	ot on every secor	nd capture eve	nt			
	00 = Interrup	t on every captu	ire event				
bit 4	ICOV: Input (Capture x Overfl	ow Status Flag	bit (read-only)			
	1 = Input cap	oture overflow oc	curred				
1.10		capture overflow	v occurred		, ,		
bit 3	ICBNE: Inpu	t Capture x Buffe	er Empty Statu	s bit (read-only)		
	1 = Input cap 0 = Input cap	oture buffer is no oture buffer is en	t empty, at leas npty	st one more cap	oture value c	an de read	

bit 2-0 ICM<2:0>: Input Capture x Mode Select bits

111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode; rising edge detect only, all other control bits are not applicable

- 110 = Unused (module disabled)
- 101 = Capture mode, every 16th rising edge
- 100 = Capture mode, every 4th rising edge
- 011 = Capture mode, every rising edge
- 010 = Capture mode, every falling edge
- 001 = Capture mode, every edge (rising and falling); ICI<1:0> bits do not control interrupt generation for this mode
- 000 = Input capture module is turned off

FIGURE 21-1: ECANx MODULE BLOCK DIAGRAM



REGISTER 22-6: ADCPC0: ADC CONVERT PAIR CONTROL REGISTER 0 (CONTINUED)

bit 12-8	TRGSRC1<4:0>: Trigger 1 Source Selection bits Selects trigger source for conversion of Analog Channels AN3 and AN2. 11111 = Timer2 period match 11100 = PWM Generator 8 current-limit ADC trigger 11101 = PWM Generator 7 current-limit ADC trigger 11100 = PWM Generator 6 current-limit ADC trigger 11011 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 5 current-limit ADC trigger 11010 = PWM Generator 4 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = PWM Generator 9 secondary trigger is selected 10101 = PWM Generator 8 secondary trigger is selected 10100 = PWM Generator 7 secondary trigger is selected 10011 = PWM Generator 6 secondary trigger is selected 10010 = PWM Generator 5 secondary trigger is selected 10001 = PWM Generator 4 secondary trigger is selected 10001 = PWM Generator 3 secondary trigger is selected
	10000 = PWM Generator 3 secondary trigger is selected 01111 = PWM Generator 2 secondary trigger is selected 01101 = PWM Generator 1 secondary trigger is selected 01101 = PWM secondary Special Event Trigger is selected 01011 = PWM Generator 8 primary trigger is selected 01010 = PWM Generator 7 primary trigger is selected 01001 = PWM Generator 6 primary trigger is selected 01000 = PWM Generator 5 primary trigger is selected 01000 = PWM Generator 5 primary trigger is selected 0111 = PWM Generator 5 primary trigger is selected 0110 = PWM Generator 7 primary trigger is selected 0111 = PWM Generator 7 primary trigger is selected 0110 = PWM Generator 7 primary trigger is selected 00110 = PWM Generator 7 primary trigger is selected 00110 = PWM Generator 7 primary trigger is selected 00110 = PWM Generator 7 primary trigger is selected 00101 = PWM Generator 7 primary trigger is selected 00101 = PWM Generator 1 primary trigger is selected 00101 = PWM Generator 1 primary trigger is selected 00101 = PWM Special Event Trigger selected 00011 = PWM Special Event Trigger is selected 00010 = Global software trigger is selected 00010 = Individual software trigger is selected 00000 = No conversion is enabled
bit 7	IRQEN0: Interrupt Request Enable 0 bit 1 = Enables IRQ generation when requested conversion of Channels AN1 and AN0 is completed 0 = IRQ is not generated
bit 6	PEND0: Pending Conversion Status 0 bit 1 = Conversion of Channels AN1 and AN0 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	 SWTRG0: Software Trigger 0 bit 1 = Starts conversion of AN1 and AN0 (if selected by the TRGSRCx<4:0> bits)⁽¹⁾ This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion has not started.

Note 1: The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	2	None
		CALL	Wn	Call Indirect Subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		COM	f,WREG	WREG = \overline{f}	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None

|--|

DC CHARA	CTERISTIC	6	Standard (unless of Operating	Operating Co herwise state temperature	ed) -40°C ≤ TA ≤ -40°C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Parameter No.	Typical ⁽¹⁾	Мах	Units			Conditions
Operating C	Current (IDD)	(2)				
DC26d	122	135	mA	-40°C		40 MIPS
DC26a	123	135	mA	+25°C	2 21/	(See Notes 2 and 3), except PWM is
DC26b	124	135	mA	+85°C	3.3V	operating at 1/2 speed
DC26c	125	135	mA	+125°C		(PICON2 = 0x0001))
DC27d	107	120	mA	-40°C		40 MIPS
DC27a	108	120	mA	+25°C	2 21/	(See Notes 2 and 3), except PWM is
DC27b	109	120	mA	+85°C	3.3V	operating at 1/4 speed
DC27c	110	120	mA	+125°C		(PTCON2 = 0x0002))
DC28d	88	100	mA	-40°C		40 MIPS
DC28a	89	100	mA	+25°C	2 21/	(See Notes 2 and 3), except PWM is
DC28b	89	100	mA	+85°C	3.3V	operating at 1/8 speed
DC28c	89	100	mA	+125°C		(PTCON2 = 0x0003)

TABLE 27-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are all '0's)
- CPU executing while (1) statement
- JTAG disabled
- 3: These parameters are characterized but not tested in manufacturing.

DC CHARACTER	ISTICS		Standard ((unless ot Operating	Operating herwise s temperatu	Condition tated) re -40°C -40°C	ns: 3.0V te ≤ Ta ≤ +85 ≤ Ta ≤ +12	o 3.6V 5°C for Industrial 25°C for Extended
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units		Conc	litions
Doze Current (IDC	2E) ⁽²⁾						
DC73a	45	60	1:2	mA			
DC73f	40	60	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	40	60	1:128	mA			
DC70a	43	60	1:2	mA			
DC70f	38	60	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	38	60	1:128	mA			
DC71a	42	60	1:2	mA			
DC71f	37	60	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	37	60	1:128	mA			
DC72a	41	60	1:2	mA			
DC72f	36	60	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	36	60	1:128	mA			

TABLE 27-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are all '0's)
- CPU executing while(1) statement
- JTAG disabled

28.0 50 MIPS ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 electrical characteristics for devices operating at 50 MIPS.

Specifications are identical to those shown in **Section 27.0** "Electrical Characteristics", with the exception of the parameters listed in this section.

Absolute maximum ratings for the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 50 MIPS devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽²⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(2)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽²⁾	
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum current sourced/sunk by any 4x I/O pin	
Maximum current sourced/sunk by any 8x I/O pin	
Maximum current sourced/sunk by any 16x I/O pin	45 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: See the "Pin Diagrams" section for 5V tolerant pins.

Revision C (February 2010)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other changes are referenced by their respective section in Table B-2.

TABLE B-2:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Section 16.0 "High-Speed PWM"	Added Note 2 to PTPER (Register 16-3).
	Added Note 1 to SEVTCMP (Register 16-4).
	Updated Note 1 in MDC (Register 16-10).
	Updated Note 5 and added Note 6 to PWMCONx (Register 16-11).
	Updated Note 1 in PDCx (Register 16-12).
	Updated Note 1 in SDCx (Register 16-13).
	Updated Note 1 and Note 2 in PHASEx (Register 16-14).
	Updated Note 2 in SPHASEx (Register 16-15).
	Updated Note 1 in FCLCONx (Register 16-21).
	Added Note 1 to STRIGx (Register 16-22).
	Updated Leading-Edge Blanking Delay increment value from 8.4 ns to 8.32 ns and added a shaded note in LEBDLYx (Register 16-24).
	Added Note 3 and Note 4 to PWMCAPx (Register 16-26).
Section 27.0 "Electrical Characteristics"	Updated the Min and Typ values for the Internal Voltage Regulator specifications in Table 27-13.
	Updated the Min and Max values for the Internal RC Accuracy specifications in Table 27-20.

CxFMSKSEL2 (ECANx Filter 15-8 Mask
Selection 2)
CxINTE (ECANx Interrupt Enable)
CxINTF (ECANx Interrupt Flag)
CxRXFnEID (ECANx Acceptance Filter n
Extended Identifier)
CxRXFnSID (ECANx Acceptance Filter n
Standard Identifier) 302
CxRXFUL1 (ECANx Receive Buffer Full 1) 306
CxRXFUL2 (ECANx Receive Buffer Full 2) 306
CxRXMnEID (ECANx Acceptance Filter Mask n
Extended Identifier)
CxRXMnSID (ECANx Acceptance Filter Mask n
Standard Identifier) 305
CxRXOVF1 (ECANx Receive Buffer
Overflow 1)
CxRXOVF2 (ECANx Receive Buffer
Overflow 2)
CxTRmnCON (ECANx TX/RX
Buffer mn Control)
CxVEC (ECANx Interrupt Code)
DFLTxCON (Digital Filter x Control)
DMACS0 (DMA Controller Status 0)185
DMACS1 (DMA Controller Status 1)186
DMAxCNT (DMA Channel x Transfer Count)
DMAxCON (DMA Channel x Control) 181
DMAxPAD (DMA Channel x
Peripheral Address) 183
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start Address
Offset A)
DMAXSTB (DMA Channel X RAM Start Address
Offset B)
Offset B)
DMAXSTB (DMA Channel X RAW Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel x RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start AddressOffset B)
DMAXSTB (DMA Channel X RAM Start AddressOffset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)
DMAXSTB (DMA Channel X RAM Start Address Offset B)

IPC16 (Interrupt Priority Control 16)	165
IDC17 (Interrupt Bright Control 17)	166
	100
IPC18 (Interrupt Priority Control 18)	167
IPC2 (Interrupt Priority Control 2)	154
	134
IPC20 (Interrupt Priority Control 20)	168
IPC21 (Interrupt Priority Control 21)	160
	100
IPC23 (Interrupt Priority Control 23)	170
IPC24 (Interrupt Priority Control 24)	171
	470
IPC25 (Interrupt Priority Control 25)	172
IPC26 (Interrupt Priority Control 26)	173
IDC07 (Interrupt Drierity Control 07)	171
	174
IPC28 (Interrupt Priority Control 28)	175
IPC29 (Interrupt Priority Control 29)	176
	170
IPC3 (Interrupt Priority Control 3)	155
IPC4 (Interrupt Priority Control 4)	156
	100
IPC5 (Interrupt Priority Control 5)	157
IPC6 (Interrupt Priority Control 6)	158
	450
IPC7 (Interrupt Priority Control 7)	159
IPC8 (Interrupt Priority Control 8)	160
IDCO (Interrupt Driggiby Constral O)	101
	101
LEBCONx (Leading-Edge Blanking Control x)	255
LEBDI Vx (Leading-Edge Blanking Delay x)	257
LEDDLTX (Leading-Edge Diariking Delay X)	257
MDC (PWM Master Duty Cycle)	242
NIV/MCONI (Elash Memory Control)	111
NVMKEY (Nonvolatile Memory Key)	112
OCxCON (Output Compare x Control x = 1-4)	229
	220
OSCCON (Oscillator Control)	194
OSCTUN (Oscillator Tuning)	198
	045
PDCx (PWM Generator Duty Cycle x)	245
PHASEx (PWM Primary Phase-Shift x)	246
DILERD (DIL Foodbook Divisor)	107
FLLFDD (FLL FEEUDACK DIVISOI)	197
PMD1 (Peripheral Module Disable Control 1)	206
	~~~
PMD2 (Peripheral Module Disable Control 2)	·///R
PMD2 (Peripheral Module Disable Control 2)	208
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3)	208 209
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	208 209 209
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	208 209 209
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	208 209 209 210
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7)	208 209 209 210 211
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7)	208 209 209 210 211
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> </ul>	208 209 209 210 211 235
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2)	208 209 209 210 211 235 237
PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PTCON (PWM Time Base Control) PTCON2 (PWM Clock Divider Select 2) PTDEP (DWM Primary Mactor	208 209 209 210 211 235 237
PMD2 (Peripheral Module Disable Control 2)         PMD3 (Peripheral Module Disable Control 3)         PMD4 (Peripheral Module Disable Control 4)         PMD6 (Peripheral Module Disable Control 6)         PMD7 (Peripheral Module Disable Control 6)         PMD7 (Peripheral Module Disable Control 7)         PTCON (PWM Time Base Control)         PTCON2 (PWM Clock Divider Select 2)         PTPER (PWM Primary Master	208 209 209 210 211 235 237
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> </ul>	208 209 209 210 211 235 237 237
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base</li> </ul>	208 209 209 210 211 235 237 237
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base</li> </ul>	208 209 209 210 211 235 237 237
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> </ul>	208 209 210 211 235 237 237 237
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> </ul>	208 209 210 211 235 237 237 237 259 243
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 210 211 235 237 237 259 243 269
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>QEIxCON (QEIx Control, x = 1 or 2)</li> </ul>	208 209 210 211 235 237 237 237 259 243 262
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>QEIxCON (QEIx Control, x = 1 or 2)</li> </ul>	208 209 209 210 211 235 237 237 259 243 262 117
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 237 237 259 243 262 117 200
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 237 259 243 262 117 200
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 210 211 235 237 237 259 243 262 117 200 245
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 237 259 243 262 117 200 245 238
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (QEIx Control, x = 1 or 2)</li></ul>	208 209 209 210 235 237 237 237 237 259 243 262 117 200 245 238 247
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCON (QEIx Control, x = 1 or 2)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>QEIxCON (QEIx Control, x = 1 or 2)</li> <li>REFOCON (Reference Oscillator Control)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>QEIXCON (QEIx Control, x = 1 or 2)</li> <li>REFOCON (Reference Oscillator Control)</li></ul>	208 209 209 210 211 235 237 259 243 262 2117 200 245 238 247 267 269
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267 269 266
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267 269 266 128
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267 269 266 128
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 269 266 128
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 269 243 267 269 266 128 241
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 259 243 262 117 200 245 238 247 269 266 128 241
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (QEIx Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 217 200 245 238 247 269 266 128 241
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 269 243 267 269 266 128 241 239
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 259 243 262 117 200 245 238 247 269 266 128 241 239
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li></ul>	208 209 209 210 211 235 237 259 243 262 217 200 245 238 247 269 266 128 241 239
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 269 243 269 243 247 269 266 128 241 239 241 239 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 237 237 237 237 237 237 237 237 243 262 117 200 245 238 247 269 266 128 241 239 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 243 262 243 262 243 262 243 262 243 262 243 262 243 262 245 238 247 269 266 128 241 239 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 217 200 245 238 247 269 266 128 247 269 266 128 241 239 241 239 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 237 259 243 262 117 200 245 238 247 269 266 128 241 239 240 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (PWM Control x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 211 235 237 259 243 262 217 200 245 238 247 269 266 128 241 239 240 240
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li> <li>QEIXCON (QEIx Control, x = 1 or 2)</li> <li>RCON (Reset Control)</li></ul>	208 209 209 210 211 235 237 259 243 262 117 200 245 238 247 267 269 266 128 241 239 266 128 241 239 241 239 265 241 239 266 128 241 239 240 240 253 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 237 265 265 265 277 265 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 277 265 265 277 265 265 277 265 265 265 277 265 265 265 265 265 265 265 265 265 265
<ul> <li>PMD2 (Peripheral Module Disable Control 2)</li> <li>PMD3 (Peripheral Module Disable Control 3)</li> <li>PMD4 (Peripheral Module Disable Control 4)</li> <li>PMD6 (Peripheral Module Disable Control 6)</li> <li>PMD7 (Peripheral Module Disable Control 7)</li> <li>PTCON (PWM Time Base Control)</li> <li>PTCON2 (PWM Clock Divider Select 2)</li> <li>PTPER (PWM Primary Master Time Base Period)</li> <li>PWMCAPx (Primary PWM Time Base Capture x)</li> <li>PWMCONx (PWM Control x)</li></ul>	208 209 209 210 235 237 237 237 237 237 237 237 237 237 237

NOTES: