

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

2 0 0 0 0 0	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	50 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, QEI, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	9K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64gs610t-50i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup>
	<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)</pre>
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	<ul> <li>1 = Result was negative</li> <li>0 = Result was non-negative (zero or positive)</li> </ul>
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	<ul> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	C: MCU ALU Carry/Borrow bit
	<ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>

- Note 1: This bit can be read or cleared (not set).
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - **3:** The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
  - 4: Clearing this bit will clear SA and SB.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	2 Bit 1	1 Bit 0	All Reset
WREG0	0000						V	/orking Regis	ter 0									0000
WREG1	0002						V	/orking Regis	ter 1									0000
WREG2	0004						V	/orking Regis	ter 2									0000
WREG3	0006						V	/orking Regis	ter 3									0000
WREG4	8000						V	/orking Regis	ter 4									0000
WREG5	000A						V	/orking Regis	ter 5									0000
WREG6	000C						V	/orking Regis	ter 6									0000
WREG7	000E						V	/orking Regis	ter 7									0000
WREG8	0010						V	/orking Regis	ter 8									0000
WREG9	0012						V	/orking Regis	ter 9									0000
WREG10	0014						W	orking Regist	er 10									0000
WREG11	0016						W	orking Regist	er 11									0000
WREG12	0018						W	orking Regist	er 12									0000
WREG13	001A		Working Register 13 Working Register 14															0000
WREG14	001C		Working Register 15															0000
WREG15	001E																	0800
SPLIM	0020																	xxxx
ACCAL	0022		Stack Pointer Limit Register ACCAL															xxxx
ACCAH	0024							ACCAH										xxxx
ACCAU	0026	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>				ACCA	U				xxxx
ACCBL	0028							ACCBL										xxxx
ACCBH	002A							ACCBH										xxxx
ACCBU	002C	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>				ACCB	U				xxxx
PCL	002E						Program (	Counter Low I	Byte Register									0000
PCH	0030		—	—		—	—		—			Program	Counter Hig	gh Byte I	Regist	er		0000
TBLPAG	0032		—	—		—	—		—			Table Pa	ge Address	Pointer I	Regist	.er		0000
PSVPAG	0034	—	—	—		—	—		—	F	Program	Memory V	isibility Pag	e Addres	s Poi	nter Regi	ster	0000
RCOUNT	0036						REPEAT	Loop Counter	er Register									xxxx
DCOUNT	0038							DCOUNT<15	:0>									xxxx
DOSTARTL	003A						DOS	TARTL<15:1>									0	xxxx
DOSTARTH	003C	_	_	—	_	—	—	_	—	-	—		DC	STARTH	1<5:0:	>		00xx
DOENDL	003E						DOE	NDL<15:1>									0	xxxx
DOENDH	0040	_	—	—	—	—	_	—	_	—	—			DOEN	ЭН			00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	/ Z	С	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	-	_	_	_	-		_			INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_		ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF		T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF		_		_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS2	0088	—	_	_	_		_	_		_	IC4IF	IC3IF	_		_	SPI2IF	SPI2EIF	0000
IFS3	008A	_	_	_	_	_	QEI1IF	PSEMIF	_	—	INT4IF	INT3IF	_	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	—	_	_	—	QEI2IF	_	PSESMIF	_	_	_	_	_	_	U2EIF	U1EIF	_	0000
IFS5	008E	PWM2IF	PWM1IF	ADCP12IF	_	_	_	_	_	—	_	_	ADCP11IF	ADCP10IF	ADCP9IF	ADCP8IF	_	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	_	_	AC4IF	AC3IF	AC2IF	PWM9IF	PWM8IF	PWM7IF	PWM6IF	PWM5IF	PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092		_	_	_		_	_	_	_	_	ADCP7IF	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF	0000
IEC0	0094		_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_	_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC2	0098		_	_	_		_	_	_	_	IC4IE	IC3IE	_	_	_	SPI2IE	SPI2EIE	0000
IEC3	009A		_	_	_		QEI1IE	PSEMIE	_	_	INT4IE	INT3IE	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C		_	_	_	QEI2IE	_	PSESMIE	_	_	_	_	_	_	U2EIE	U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	ADCP12IE	—	—	—		_	—	_		ADCP11IE	ADCP10IE	ADCP9IE	ADCP8IE	—	0000
IEC6	00A0	ADCP1IE	ADCP0IE		_	—	—	AC4IE	AC3IE	AC2IE	PWM9IE	PWM8IE	PWM7IE	PWM6IE	PWM5IE	PWM4IE	<b>PWM3IE</b>	0000
IEC7	00A2				_	—	—			—		ADCP7IE	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4		T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0	—	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6		T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	—	—		-	4440
IPC2	00A8		U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	—	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA				-	_	—			_	ADIP2	ADIP1	ADIP0	—	U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC	—	CNIP2	CNIP1	CNIP0	—	AC1IP2	AC1IP1	AC1IP0	—	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE	—	_	_	—	_	_	_	_	—	_	_	_	—	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	—	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	—	OC3IP2	OC3IP1	OC3IP0	—	_	—	—	4440
IPC7	00B2	—	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	—	-	-	—	—	—	-	-	—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPI2EIP2	SPI2EIP1	SPI2EIP0	0044
IPC9	00B6	—	-	-	—	—	IC4IP2	IC4IP1	IC4IP0	—	IC3IP2	IC3IP1	IC3IP0	—	—	—	—	0440
IPC12	00BC	—	-	-	—	—	MI2C2IP2	MI2C2IP1	MI2C2IP0	—	SI2C2IP2	SI2C2IP1	SI2C2IP0	—	—	—	—	0440
IPC13	00BE	-	_	_	_	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	—	_	_	_	0440
IPC14	00C0	-		_	_	_	QEI1IP2	QEI1IP1	QEI1IP0	_	PSEMIP2	PSEMIP1	PSEMIP0	—	_	_	_	0440
IPC16	00C4	_		_	_	—	U2EIP2	U2EIP1	U2EIP0	—	U1EIP2	U1EIP1	U1EIP0	—	_	—	—	0440
IPC18	00C8	_	QEI2IP2	QEI2IP1	QEI2IP0	—	_	_	_	_	PSESMIP2	PSESMIP1	PSESMIP0	_	_	_	—	4040
IPC20	00CC	_	ADCP10IP2	ADCP10IP1	ADCP10IP0	—	ADCP9IP2	ADCP9IP1	ADCP9IP0	—	ADCP8IP2	ADCP8IP1	ADCP8IP0	—	_	_		4440

# TABLE 4-8: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS610 DEVICES

x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

TABLE 4-9:	INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ32GS608 (CONTINUED)
------------	--

											•		-					
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC21	00CE	_	—	—	-		—	—	-	—	ADCP12IP2	ADCP12IP1	ADCP12IP1	—	—	_	—	0040
IPC23	00D2	_	PWM2IP2	PWM2IP1	PWM2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0	_	_	_	_	_	_	_	_	4400
IPC24	00D4	_	PWM6IP2	PWM6IP1	PWM6IP0	-	PWM5IP2	PWM5IP1	PWM5IP0	_	PWM4IP2	PWM4IP1	PWM4IP0	—	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC25	00D6	_	AC2IP2	AC2IP1	AC2IP0	-	_	_	_	_	PWM8IP2	PWM8IP1	PWM8IP0	—	PWM7IP2	PWM7IP1	PWM7IP0	4044
IPC26	00D8	_	—	_	_	-	_	_	_	_	AC4IP2	AC4IP1	AC4IP0	—	AC3IP2	AC3IP1	AC3IP0	0044
IPC27	00DA	_	ADCP1IP2	ADCP1IP1	ADCP1IP0	-	ADCP0IP2	ADCP0IP1	ADCP0IP0	_	_	_	_	—	_	_	_	4400
IPC28	00DC	_	ADCP5IP2	ADCP5IP1	ADCP5IP0	-	ADCP4IP2	ADCP4IP1	ADCP4IP0	_	ADCP3IP2	ADCP3IP1	ADCP3IP0	—	ADCP2IP2	ADCP2IP1	ADCP2IP0	4444
IPC29	00DE	_		_	_	_	_	_	_	_	ADCP7IP2	ADCP7IP1	ADCP7IP0	_	ADCP6IP2	ADCP6IP1	ADCP6IP0	0044
INTTREG	00E0	_	_	_	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-28: UART1 REGISTER MAP

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	—	_	_	_	—	—				UART1	Transmit Re	egister				xxxx
U1RXREG	0226	_	—	_	_	_	—	_				UART1	Receive Re	egister				0000
U1BRG	0228							E	Baud Rate	Generator Pr	rescaler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-29: UART2 REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	—	_	_				UART2	Transmit R	egister				xxxx
U2RXREG	0236	_	_	_	_	—	_											
U2BRG	0238							Bau	d Rate Ge	enerator Pres	caler							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-41: PORTA REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA	<15:14>	—	—	—	TRISA	<10:9>	—				TRISA	<7:0>				C6FF
PORTA	02C2	RA<1	5:14>	_	_	_	RA<1	TRISA<10:9> RA<10:9>					RA<	7:0>				xxxx
LATA	02C4	LATA<	15:14>	_	_	_	LATA<10:9>		_				LATA	<7:0>				0000
ODCA	02C6	ODCA<	<15:14>	_	_	_	ODCA.	<10:9>	_	_	_	ODCA-	<5:4>	_	_	ODCA	<1:0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-42: PORTA REGISTER MAP FOR dsPIC33FJ32GS608 AND dsPIC33FJ64GS608 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA<	:15:14>	_	_	_	TRISA<	<10:9>	—	_	_	_	—	_	—	—	—	C600
PORTA	02C2	RA<1	5:14>	_	-	-	RA<1	0:9>	-			-	—			_	-	xxxx
LATA	02C4	LATA<	15:14>	_	_	_	LATA<	10:9>	_	-	-	_	_	-	_	_	_	0000
ODCA	02C6	ODCA<	:15:14>	_		_	ODCA<	:10:9>		_	_		-	_	_			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-43: PORTB REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8		TRISB<15:0>															FFFF
PORTB	02CA								RB<	15:0>								xxxx
LATB	02CC								LATB	<15:0>								0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-44: PORTC REGISTER MAP FOR dsPIC33FJ32GS610 AND dsPIC33FJ64GS610 DEVICES

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		TRISC	<15:12>		—				—				TRISC	<4:1>			F01E
PORTC	02D2		RC<	15:12>		_	_	_	_	-	_	_		RC<	4:1>		_	xxxx
LATC	02D4		LATC	<15:12>		-				_		_		LATC	<4:1>		-	0000

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	_	_		VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	xxxx(1)
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	_	LOCK	_	CF	_	_	OSWEN	0300 <b>(2)</b>
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0		PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	0040
PLLFBD	0746	_			_	_	_	_				PLL	.DIV<8:0>					0030
OSCTUN	0748	_			_	_	_	_	_	_	_			TUN	<5:0>			0000
REFOCON	074E	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	—	_	_	—	_	_	_	0000
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	—	—	APSTSCLR2	APSTSCLR1	APSTSCLR0	ASRCSEL	FRCSEL	_	_	_	_	_	_	2300

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1:

The RCON register Reset values are dependent on the type of Reset. The OSCCON register Reset values are dependent on the FOSCX Configuration bits and on the type of Reset. 2:

#### TABLE 4-58: NVM REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	—	—	-	_	_	ERASE	-	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 <b>(1)</b>
NVMKEY	0766	_	—	—	_	_	_	_	_	NVMKEY<7:0>							0000	

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The Reset value shown is for POR only. The value on other Reset states is dependent on the state of the memory write or erase operations at the time of Reset.

#### TABLE 4-59: PMD REGISTER MAP FOR dsPIC33FJ64GS610 DEVICES

File Name	-	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	ADCMD	0000
PMD2	0772	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	-	—	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	CMPMD	_	_	-	—	QEI2MD	_	_	_	I2C2MD	_	0000
PMD4	0776	_	_	_	_	_	_	_	_	-	—	_	_	REFOMD	_	_	_	0000
PMD6	077A	PWM8MD	PWM7MD	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_		—	_	0000
PMD7	077C	_	_	_	_	CMP4MD	CMP3MD	CMP2MD	CMP1MD	_	_	_	_	_	_	—	PWM9MD	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	—	—	
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

# REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register bits (write-only)

						-							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0						
	QEI2IP2	QEI2IP1	QEI2IP0	—	—		—						
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0						
—	PSESMIP2	PSESMIP1	PSESMIP0	—	—	—							
bit 7							bit 0						
Legend:													
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'							
-n = Value at	t POR	'1' = Bit is set	:	'0' = Bit is cle	x = Bit is unkn	own							
bit 15	Unimplemen	ted: Read as '	0'										
bit 14-12	QEI2IP<2:0>: QEI2 Interrupt Priority bits												
	<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>												
	•												
	001 = Interru	ot is Priority 1											
	000 = Interru	pt source is dis	abled										
bit 11-7	Unimplemen	ted: Read as '	0'										
bit 6-4	PSESMIP<2:	0>: PWM Spec	cial Event Sec	ondary Match	Interrupt Priorit	ty bits							
	111 = Interru	ot is Priority 7 (	(highest priorit	y interrupt)									
	•												
	•												
	001 = Interru	ot is Priority 1											
	000 = Interru	pt source is dis	abled										
bit 3-0	Unimplemen	ted: Read as '	0'										

#### REGISTER 7-36: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
ROON		ROSSLP	ROSEL	RODIV3 <sup>(1)</sup>	RODIV2 <sup>(1)</sup>	RODIV1 <sup>(1)</sup>	RODIV0 <sup>(1)</sup>						
bit 15							bit 8						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
bit 7							bit						
Legend:													
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown						
bit 15	<b>BOON:</b> Defer	rence Oscillato		la hit									
DIT 15			-	on the REFCL	K0 nin								
		e oscillator out											
bit 14	Unimplemented: Read as '0'												
bit 13	·												
	<ul> <li>1 = Reference oscillator output continues to run in Sleep mode</li> <li>0 = Reference oscillator output is disabled in Sleep mode</li> </ul>												
	0 = Reference	e oscillator out	out is disabled	d in Sleep mode	9								
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit									
		crystal is used											
	0 = System clock is used as the reference clock												
bit 11-8	RODIV<3:0>: Reference Oscillator Divider bits <sup>(1)</sup>												
	1111 = Reference clock divided by 32,768 1110 = Reference clock divided by 16,384												
		ence clock divi											
		ence clock divi	•										
		ence clock divi											
		ence clock divi	•										
		ence clock divi ence clock divi	,										
		ence clock divi											
0110 = Reference clock divided by 64													
		ence clock divi											
		ence clock divi	-										
		ence clock divi	,										
		ence clock divi ence clock divi											
	0001 = Reference clock divided by 2 0000 = Reference clock												
	Unimplemen												

# REGISTER 9-6: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

**Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.

# REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit
  - 1 = SPI1 module is disabled 0 = SPI1 module is enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 **C1MD:** ECAN1 Module Disable bit 1 = ECAN1 module is disabled
  - 0 = ECAN1 module is enabled
- bit 0 ADCMD: ADC Module Disable bit 1 = ADC module is disabled
  - 0 = ADC module is enabled
- **Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be re-initialized.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON <sup>(2)</sup>	_	TSIDL <sup>(1)</sup>	—	—	_	—	_				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
_	TGATE <sup>(2)</sup>	TCKPS1 <sup>(2)</sup>	TCKPS0 <sup>(2)</sup>	—		TCS <sup>(2)</sup>	_				
bit 7							bit				
Legend:											
R = Reada		W = Writable		•	mented bit, rea						
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own				
	TON: Timery	On hit(2)									
bit 15	1 = Starts 16-										
	0 = Stops 16-										
bit 14	-	ted: Read as '	0'								
bit 13	-	<b>TSIDL:</b> Timery Stop in Idle Mode bit <sup>(1)</sup>									
	1 = Discontin	ues timer opera	ation when dev	vice enters Idle	e mode						
	0 = Continues	s timer operatio	n in Idle mode	9							
bit 12-7	-	ted: Read as '									
bit 6		ery Gated Time	Accumulation	Enable bit <sup>(2)</sup>							
	When TCS =										
	This bit is ign When TCS =										
		<u>o.</u> ne accumulatior	n is enabled								
	0 = Gated tim	ne accumulatior	n is disabled								
bit 5-4	TCKPS<1:0>	: Timery Input	Clock Prescal	e Select bits <sup>(2)</sup>	)						
	11 = 1:256 pr										
	10 = 1:64 pre 01 = 1:8 pres										
	01 = 1.0  pres 00 = 1:1  pres										
bit 3-2	-	ted: Read as '	0'								
bit 1	TCS: Timery	Clock Source S	Select bit <sup>(2)</sup>								
		clock from TxCl									
	0 = Internal c	lock (Fosc/2)									
bit 0	Unimplemen	ted: Read as '	0'								
	When 32-bit timer bit must be cleared		-	-	rx Control regis	ster (TxCON<3>)	, the TSIDL				

# **REGISTER 13-2:** TyCON: TIMERY CONTROL REGISTER (y = 3, 5)

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), these bits have no effect.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
_	_	—	—	—	—	—	—						
bit 15	·	•					bit 8						
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0						
_	—	—	—	—	PCLKDIV2(1)	PCLKDIV1 <sup>(1)</sup>	PCLKDIV0(1)						
bit 7						•	bit 0						
Legend:													
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown							
bit 15-3	Unimplemen	ted: Read as '	0'										
bit 2-0	PCLKDIV<2:	0>: PWM Input	t Clock Presca	aler (Divider) S	Select bits <sup>(1)</sup>								
	111 = Reserv	red											
	110 = Divide-	110 = Divide-by-64, maximum PWM timing resolution											
	101 = Divide-	by-32, maximu	ım PWM timin	g resolution									
		hy-16 maximi		•									

100 = Divide-by-16, maximum PWM timing resolution

011 = Divide-by-8, maximum PWM timing resolution

010 = Divide-by-4, maximum PWM timing resolution

001 = Divide-by-2, maximum PWM timing resolution

000 = Divide-by-1, maximum PWM timing resolution (power-on default)

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

### REGISTER 16-7: STPER: PWM SECONDARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	-	STPE	R<15:8>			
						bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
		STPE	R<7:0>			
						bit 0
bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is un			nown
	R/W-1	R/W-1 R/W-1 bit W = Writable	STPE R/W-1 R/W-1 R/W-1 STPE bit W = Writable bit	STPER<15:8>           R/W-1         R/W-1         R/W-1           STPER<7:0>         STPER<7:0>	STPER<15:8>           R/W-1         R/W-1         R/W-0           STPER<7:0>           bit         W = Writable bit         U = Unimplemented bit, read	$STPER < 15:8 >$ $R/W-1 \qquad R/W-1 \qquad R/W-0 \qquad R/W-0$ $STPER < 7:0 >$ bit $W = Writable \ bit \qquad U = Unimplemented \ bit, \ read \ as \ '0'$

bit 15-0 STPER<15:0>: Secondary Master Time Base (SMTMR) Period Value bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IFLTMOD	CLSRC4 <sup>(2,3)</sup>	CLSRC3 <sup>(2,3)</sup>	CLSRC2 <sup>(2,3)</sup>	CLSRC1 <sup>(2,3)</sup>	CLSRC0 <sup>(2,3)</sup>	CLPOL <sup>(1)</sup>	CLMOD			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
FLTSRC4 <sup>(2,3)</sup>	FLTSRC3 <sup>(2,3)</sup>	FLTSRC2 <sup>(2,3)</sup>	FLTSRC1 <sup>(2,3)</sup>	FLTSRC0 <sup>(2,3)</sup>	FLTPOL <sup>(1)</sup>	FLTMOD1	FLTMOD0			
bit 7				• 			bit			
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown			
bit 15	IFLTMOD: Inc	lependent Faul	t Mode Enable	bit						
	maps FLT	DAT<0> to PW	/MxL output. T	input maps FLT he CLDAT<1:0:	> bits are not us	sed for override	e functions.			
				de maps CLD LTDAT<1:0> to						
bit 14-10	CLSRC<4:0>	: Current-Limit	Control Signal	Source Select f	for PWM Gener	rator # bits <sup>(2,3)</sup>				
			ource for the D	ead-Time Com	pensation input	signal, DTCM	Px.			
	11111 = Rese									
	11110 = Fault 11101 = Fault									
	11100 = Fault 21									
	11001 = Fault 20									
	11010 = Fault									
	11001 = Fault									
	11000 <b>= Faul</b> t	t 17								
	10111 = Fault									
	10110 = Fault									
	10101 = Fault									
	10100 = Fault									
	10011 = Fault 10010 = Fault									
	10010 = Fault									
	10000 = Fault									
	01111 = Fault									
	01110 = Fault	t 7								
	01101 = Fault									
	01100 = Fault									
	01011 = Fault									
	01010 = Fault									
	01001 = Fault 01000 = Fault									
	01000 = Faun 00111 = Rese									
	00110 = Rese									
	00101 = Rese									
	00100 = Rese									
	00011 = Anal	og Comparator	4							
	00010 = Anal	og Comparator	3							
	00001 = Anal	og Comparator	2							

- 00001 = Analog Comparator 2 00000 = Analog Comparator 1
- **Note 1:** These bits should be changed only when PTEN (PTCON<15>) = 0.
  - 2: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
  - 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

R/W-0       R/W-0       R/W-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         IVRIE       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         bit 7       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         cegend:       R       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       t         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is ont enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       #Interrupt request is not enabled       #Interrupt request is not enabled         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit       1 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       #Interrupt request is not enabl	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
R/W-0       R/W-0       R/W-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         IVRIE       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         itt 7       V       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         egend:	—	—	—	—	—	—	—				
IVRIE       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         sit 7	bit 15							bit			
IVRIE       WAKIE       ERRIE       —       FIFOIE       RBOVIE       RBIE       TBIE         sit 7											
it 7       t         Legend:       R         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         in = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 7       IVRIE: Invalid Message Received Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit       1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       ERRIE: FIFO Almost Full Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt				U-0							
egend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       UNIMPlemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 7       IVRIE: Invalid Message Received Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       ''       ''         bit 4       Unimplemented: Read as '0'       ''         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       ''         bit 5       RBOVIE: RX Buffer Overflow Interrupt Enable bit       1 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Interrupt Enable bit       1 = Interrupt request is not enabled         bit 1 </td <td></td> <td>WAKIE</td> <td>ERRIE</td> <td>—</td> <td>FIFOIE</td> <td>RBOVIE</td> <td>RBIE</td> <td></td>		WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE				
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       it' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       it' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       it' = Bit is cleared       x = Bit is unknown         bit 17       IVRIE: Invalid Message Received Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       it = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bi	oit 7							bit			
n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       it'       IVRIE: Invalid Message Received Interrupt Enable bit         bit 7       IVRIE: Invalid Message Received Interrupt Enable bit       1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit       1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 5       ERRIE: Error Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'       Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: se enabled       0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Interrupt Enable bit       1 = Interrupt request is not enabled       0 = Inter	Legend:										
bit 15-8       Unimplemented: Read as '0'         bit 7       IVRIE: Invalid Message Received Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is ont enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request	R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
bit 7       IVRIE: Invalid Message Received Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is ont enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt reque	-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7       IVRIE: Invalid Message Received Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is ont enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt reque											
<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enable</li></ul>	bit 15-8	Unimplemen	ted: Read as '	)'							
0 = Interrupt request is not enabled         bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt E	bit 7	IVRIE: Invalio	IVRIE: Invalid Message Received Interrupt Enable bit								
bit 6       WAKIE: Bus Wake-up Activity Interrupt Flag bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 4       Unimplemented: Read as '0'         bit 5       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled											
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is enabled         0 = Interrupt request is enab		•	-								
<ul> <li>0 = Interrupt request is not enabled</li> <li>5 ERRIE: Error Interrupt Enable bit         <ol> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> </ol> </li> <li>oit 4 Unimplemented: Read as '0'         <ol> <li>a = Interrupt request is enabled</li> <li>bit 3</li> <li>FIFOIE: FIFO Almost Full Interrupt Enable bit                <ol> <li>a = Interrupt request is enabled</li> <li>bit 1 = Interrupt request is enabled</li> <li>bit 2</li> <li>RBOVIE: RX Buffer Overflow Interrupt Enable bit                     <ol> <li>a = Interrupt request is enabled</li></ol></li></ol></li></ol></li></ul>	bit 6										
bit 5       ERRIE: Error Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 1       Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       1 = Interrupt request is not enabled											
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         oit 4       Unimplemented: Read as '0'         oit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         oit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         oit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         oit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         oit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled	hit 5	-	-								
<ul> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt Read as '0'</li> <li>FIFOIE: FIFO Almost Full Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> </ul>	DIL D	·									
bit 4       Unimplemented: Read as '0'         bit 3       FIFOIE: FIFO Almost Full Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       Interrupt request is enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is not enabled       1 = Interrupt request is not enabled											
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is not enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled	bit 4	-	-								
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is not enabled         0 = Interrupt request is enabled         0 = Interrupt request is not enabled	bit 3	FIFOIE: FIFC	Almost Full In	terrupt Enabl	e bit						
bit 2       RBOVIE: RX Buffer Overflow Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       0 = Interrupt request is enabled         0 = Interrupt request is not enabled       1 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is enabled       1 = Interrupt request is enabled											
<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>0 = Interrupt request is not enabled</li> <li>1 = Interrupt request is not enabled</li> <li>1 = Interrupt request is not enabled</li> </ul>		0 = Interrupt request is not enabled									
<ul> <li>0 = Interrupt request is not enabled</li> <li>a RBIE: RX Buffer Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>bit 0</li> <li>TBIE: TX Buffer Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> </ul>	bit 2	RBOVIE: RX	RBOVIE: RX Buffer Overflow Interrupt Enable bit								
bit 1       RBIE: RX Buffer Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 0       TBIE: TX Buffer Interrupt Enable bit         1 = Interrupt request is enabled											
<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>TBIE: TX Buffer Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> </ul>											
0 = Interrupt request is not enabled bit 0 <b>TBIE:</b> TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled	bit 1		•								
bit 0 <b>TBIE:</b> TX Buffer Interrupt Enable bit       1 = Interrupt request is enabled											
1 = Interrupt request is enabled	hit 0	-	-								
			•								

# REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

# **REGISTER 21-22: CXRXFUL1: ECANX RECEIVE BUFFER FULL REGISTER 1**

bit	7	

Legend:	C = Writeable, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

## REGISTER 21-23: CxRXFUL2: ECANx RECEIVE BUFFER FULL REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16
bit 7 bit 0							

Legend:	C = Writeable, but on	C = Writeable, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN9	PEND9	SWTRG9	TRGSRC94	TRGSRC93	TRGSRC92	TRGSRC91	TRGSRC90	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN8	PEND8	SWTRG8	TRGSRC84	TRGSRC83	TRGSRC82	TRGSRC81	TRGSRC80	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	IRQEN9: Inte	rrupt Request	Enable 9 bit					
	1 = Enable IF 0 = IRQ is no		when requeste	d conversion o	of channels AN	19 and AN18 is	completed	
bit 14	PEND9: Pen	ding Conversio	n Status 9 bit					
	<ul> <li>1 = Conversion of channels AN19 and AN18 is pending; set when selected trigger is asserted</li> <li>0 = Conversion is complete</li> </ul>					sserted		
bit 13	SWTRG9: So	WTRG9: Software Trigger 9 bit						
	<ul> <li>1 = Starts conversion of AN19 and AN18 (if selected by the TRGSRCx&lt;4:0&gt; bits)<sup>(1)</sup></li> <li>This bit is automatically cleared by hardware when the PEND9 bit is set.</li> </ul>							
		ion is not starte	•					

# REGISTER 22-10: ADCPC4: ADC CONVERT PAIR CONTROL REGISTER 4

**Note 1:** The trigger source must be set as an individual software trigger prior to setting this bit to '1'. If other conversions are in progress, the conversion is performed when the conversion resources are available.

INDL	E 25-2:	NISIR	UCTION SET OVER		1		r
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-Bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
0	TIND	AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
				Wd = Wb AND. Iit5	1	1	N,Z
4	100	AND	Wb,#lit5,Wd		+	1	C,N,OV,Z
-	ASR	ASR	f	f = Arithmetic Right Shift f	1		, , ,
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU,Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT,Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU,Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA		Branch if Zero	1	1 (2)	None
			Z,Expr	Computed Branch	1	2	
7	DODE	BRA	Wn				None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None

TABLE 25-2:	<b>INSTRUCTION SET</b>	<b>OVERVIEW</b>

# 26.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 26.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

NOTES: