



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j10-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic18f65j10-i-pt</a>

# PIC18F87J10 FAMILY

TABLE 1-3: PIC18F6XJ10/6XJ15 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
RF1/AN6/C2OUT RF1 AN6 C2OUT	17	I/O I O	ST Analog —	PORTF is a bidirectional I/O port.  Digital I/O. Analog input 6. Comparator 2 output.
RF2/AN7/C1OUT RF2 AN7 C1OUT	16	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.
RF3/AN8 RF3 AN8	15	I/O I	ST Analog	Digital I/O. Analog input 8.
RF4/AN9 RF4 AN9	14	I/O I	ST Analog	Digital I/O. Analog input 9.
RF5/AN10/CVREF RF5 AN10 CVREF	13	I/O I O	ST Analog —	Digital I/O. Analog input 10. Comparator reference voltage output.
RF6/AN11 RF6 AN11	12	I/O I	ST Analog	Digital I/O. Analog input 11.
RF7/SS1 RF7 SS1	11	I/O I	ST TTL	Digital I/O. SPI slave select input.

**Legend:** TTL = TTL compatible input CMOS = CMOS compatible input or output  
 ST = Schmitt Trigger input with CMOS levels Analog = Analog input  
 I = Input O = Output  
 P = Power OD = Open-Drain (no P diode to VDD)  
 I<sup>2</sup>C/SMB = I<sup>2</sup>C™/SMBus input buffer

**Note 1:** Default assignment for ECCP2/P2A when Configuration bit, CCP2MX, is set.

**2:** Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared.

# **PIC18F87J10 FAMILY**

---

---

**NOTES:**

# PIC18F87J10 FAMILY


## 4.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.


This mode is entered by setting the SCS bits to '11'. When the clock source is switched to the INTSC (see Figure 4-3), the primary oscillator is shut down and the OSTST bit is cleared.

On transitions from RC\_RUN mode to PRI\_RUN mode, the device continues to be clocked from the INTSC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the OSTST bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

**FIGURE 4-3: TRANSITION TIMING TO RC\_RUN MODE**



**FIGURE 4-4: TRANSITION TIMING FROM RC\_RUN MODE TO PRI\_RUN MODE**



# PIC18F87J10 FAMILY

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TRISJ	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISH	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISG	PIC18F6XJ1X	PIC18F8XJ1X	---1 1111	---1 1111	---u uuuu
TRISF	PIC18F6XJ1X	PIC18F8XJ1X	1111 111-	1111 111-	uuuu uuu-
TRISE	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISD	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISC	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISB	PIC18F6XJ1X	PIC18F8XJ1X	1111 1111	1111 1111	uuuu uuuu
TRISA	PIC18F6XJ1X	PIC18F8XJ1X	--11 1111	--11 1111	--uu uuuu
LATJ	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATH	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATG	PIC18F6XJ1X	PIC18F8XJ1X	---x xxxx	---u uuuu	---u uuuu
LATF	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxx-	uuuu uuu-	uuuu uuu-
LATE	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATD	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATC	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA	PIC18F6XJ1X	PIC18F8XJ1X	--xx xxxx	--uu uuuu	--uu uuuu
PORTJ	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTH	PIC18F6XJ1X	PIC18F8XJ1X	0000 xxxx	uuuu uuuu	uuuu uuuu
PORTG	PIC18F6XJ1X	PIC18F8XJ1X	111x xxxx	111u uuuu	uuuu uuuu
PORTF	PIC18F6XJ1X	PIC18F8XJ1X	x000 000-	x000 000-	uuuu uuu-
PORTE	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	PIC18F6XJ1X	PIC18F8XJ1X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	PIC18F6XJ1X	PIC18F8XJ1X	--0x 0000	--0u 0000	--uu uuuu
SPBRGH1	PIC18F6XJ1X	PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	PIC18F6XJ1X	PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu
SPBRG2	PIC18F6XJ1X	PIC18F8XJ1X	0000 0000	0000 0000	uuuu uuuu
BAUDCON2	PIC18F6XJ1X	PIC18F8XJ1X	01-0 0-00	01-0 0-00	uu-u u-uu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.


- Note 1:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4:** See Table 5-1 for Reset value for specific condition.

# PIC18F87J10 FAMILY


## 8.6.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 8-4 and Figure 8-5.

**FIGURE 8-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)**



**FIGURE 8-5: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)**



# PIC18F87J10 FAMILY

## REGISTER 10-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7	<b>SSP2IE:</b> Master Synchronous Serial Port 2 Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 6	<b>BCL2IE:</b> Bus Collision Interrupt Enable bit (MSSP2 module) 1 = Enabled 0 = Disabled
bit 5	<b>RC2IE:</b> EUSART2 Receive Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 4	<b>TX2IE:</b> EUSART2 Transmit Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 3	<b>TMR4IE:</b> TMR4 to PR4 Match Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 2	<b>CCP5IE:</b> CCP5 Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 1	<b>CCP4IE:</b> CCP4 Interrupt Enable bit 1 = Enabled 0 = Disabled
bit 0	<b>CCP3IE:</b> ECCP3 Interrupt Enable bit 1 = Enabled 0 = Disabled

# PIC18F87J10 FAMILY

---

## 11.5 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTD are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

**Note:** These pins are configured as digital inputs on any device Reset.

On 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD<7:0>). The TRISD bits are also overridden.

Each of the PORTD pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RDPU (PORTG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

PORTD can also be configured to function as an 8-bit wide, parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 11.11 “Parallel Slave Port”**.

### EXAMPLE 11-4: INITIALIZING PORTD

```
CLRF    PORTD    ; Initialize PORTD by
                  ; clearing output
                  ; data latches
CLRF    LATD     ; Alternate method
                  ; to clear output
                  ; data latches
MOVLW  0CFh    ; Value used to
                  ; initialize data
                  ; direction
MOVWF  TRISD    ; Set RD<3:0> as inputs
                  ; RD<5:4> as outputs
                  ; RD<7:6> as inputs
```

# PIC18F87J10 FAMILY

**TABLE 11-19: PORTJ FUNCTIONS**

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RJ0/ALE	RJ0	0	O	DIG	LATJ<0> data output.
		1	I	ST	PORTJ<0> data input.
	ALE	x	O	DIG	External memory interface address latch enable control output; takes priority over digital I/O.
RJ1/ <u>OE</u>	RJ1	0	O	DIG	LATJ<1> data output.
		1	I	ST	PORTJ<1> data input.
	<u>OE</u>	x	O	DIG	External memory interface output enable control output; takes priority over digital I/O.
RJ2/ <u>WRL</u>	RJ2	0	O	DIG	LATJ<2> data output.
		1	I	ST	PORTJ<2> data input.
	<u>WRL</u>	x	O	DIG	External memory bus write low byte control; takes priority over digital I/O.
RJ3/ <u>WRH</u>	RJ3	0	O	DIG	LATJ<3> data output.
		1	I	ST	PORTJ<3> data input.
	<u>WRH</u>	x	O	DIG	External memory interface write high byte control output; takes priority over digital I/O.
RJ4/BA0	RJ4	0	O	DIG	LATJ<4> data output.
		1	I	ST	PORTJ<4> data input.
	BA0	x	O	DIG	External memory interface byte address 0 control output; takes priority over digital I/O.
RJ5/ <u>CE</u>	RJ5	0	O	DIG	LATJ<5> data output.
		1	I	ST	PORTJ<5> data input.
	<u>CE</u>	x	O	DIG	External memory interface chip enable control output; takes priority over digital I/O.
RJ6/ <u>LB</u>	RJ6	0	O	DIG	LATJ<6> data output.
		1	I	ST	PORTJ<6> data input.
	<u>LB</u>	x	O	DIG	External memory interface lower byte enable control output; takes priority over digital I/O.
RJ7/ <u>UB</u>	RJ7	0	O	DIG	LATJ<7> data output.
		1	I	ST	PORTJ<7> data input.
	<u>UB</u>	x	O	DIG	External memory interface upper byte enable control output; takes priority over digital I/O.

**Legend:** PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**TABLE 11-20: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTJ	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	56
LATJ	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	56
TRISJ	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	56
PORTG	RDPU	REPU	RJPU	RG4	RG3	RG2	RG1	RG0	56

**Legend:** Shaded cells are not used by PORTJ.

# PIC18F87J10 FAMILY

## 12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the T0CS bit (T0CON<5>). In Timer mode ( $T0CS = 0$ ), the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 “Prescaler”**). If the TMRO register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMRO register.

The Counter mode is selected by setting the T0CS bit ( $= 1$ ). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the


internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

## 12.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMRL. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.


Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMRL when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

**FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)**



Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.

**FIGURE 12-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)**



Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.

# PIC18F87J10 FAMILY

## 17.3 Compare Mode

In Compare mode, the 16-Bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remains unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

### 17.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

**Note:** Clearing the CCP5CON register will force the RG4 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.


### 17.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.


### 17.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

**FIGURE 17-3: COMPARE MODE OPERATION BLOCK DIAGRAM**




**FIGURE 19-24: I<sup>2</sup>C™ MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESSING)**




# PIC18F87J10 FAMILY

**FIGURE 20-4: ASYNCHRONOUS TRANSMISSION**



**FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)**




**TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	55
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	55
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	55
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	55
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	55
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREGx	EUSARTx Transmit Register								55
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
BAUDCONx	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	56
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								56
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte								56

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

# PIC18F87J10 FAMILY

**FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)**



**Note:** This example is equally applicable to EUSART2 (RG1/TX2/CK2 and RG2/RX2/DT2).

**TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	55
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	55
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	55
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	55
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	55
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	55
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREGx	EUSARTx Transmit Register								55
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
BAUDCONx	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	56
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								56
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte								56

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

# **PIC18F87J10 FAMILY**

---

---

**NOTES:**

# PIC18F87J10 FAMILY

## 25.2.2 EXTENDED INSTRUCTION SET

ADDFSR	Add Literal to FSR	ADDULNK	Add Literal to FSR2 and Return																				
Syntax:	ADDFSR f, k	Syntax:	ADDULNK k																				
Operands:	$0 \leq k \leq 63$ $f \in [0, 1, 2]$	Operands:	$0 \leq k \leq 63$																				
Operation:	$FSR(f) + k \rightarrow FSR(f)$	Operation:	$FSR2 + k \rightarrow FSR2,$ $(TOS) \rightarrow PC$																				
Status Affected:	None	Status Affected:	None																				
Encoding:	<table border="1"><tr><td>1110</td><td>1000</td><td>ffkk</td><td>kkkk</td></tr></table>	1110	1000	ffkk	kkkk	Encoding:	<table border="1"><tr><td>1110</td><td>1000</td><td>11kk</td><td>kkkk</td></tr></table>	1110	1000	11kk	kkkk												
1110	1000	ffkk	kkkk																				
1110	1000	11kk	kkkk																				
Description:	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.	Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.																				
Words:	1	Words:	1																				
Cycles:	1	Cycles:	2																				
Q Cycle Activity:	<table><thead><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr></thead><tbody><tr><td>Decode</td><td>Read literal 'k'</td><td>Process Data</td><td>Write to FSR</td></tr></tbody></table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process Data	Write to FSR	Q Cycle Activity:	<table><thead><tr><th>Q1</th><th>Q2</th><th>Q3</th><th>Q4</th></tr></thead><tbody><tr><td>Decode</td><td>Read literal 'k'</td><td>Process Data</td><td>Write to FSR</td></tr><tr><td>No Operation</td><td>No Operation</td><td>No Operation</td><td>No Operation</td></tr></tbody></table>	Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process Data	Write to FSR	No Operation	No Operation	No Operation	No Operation
Q1	Q2	Q3	Q4																				
Decode	Read literal 'k'	Process Data	Write to FSR																				
Q1	Q2	Q3	Q4																				
Decode	Read literal 'k'	Process Data	Write to FSR																				
No Operation	No Operation	No Operation	No Operation																				

Example: ADDFSR 2, 23h

Before Instruction  
FSR2 = 03FFh  
After Instruction  
FSR2 = 0422h

Words: 1  
Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to FSR
No Operation	No Operation	No Operation	No Operation

Example: ADDULNK 23h

Before Instruction  
FSR2 = 03FFh  
PC = 0100h  
After Instruction  
FSR2 = 0422h  
PC = (TOS)

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

# PIC18F87J10 FAMILY

---

**TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 3.6V)**

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	—	10	MHz	
F11	FSYS	On-Chip VCO System Frequency	16	—	40	MHz	
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	—	+2	%	

† Data in “Typ” column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.


**TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY  
PIC18F87J10 FAMILY (INDUSTRIAL)**

Param No.	Characteristic	Min	Typ	Max	Units	Conditions
	INTRC Accuracy @ Freq = 31 kHz <sup>(1)</sup>	21.88	—	40.63	kHz	-40°C to +85°C, VDD = 2.0-3.3V

Note 1: INTRC frequency after calibration. Change of INTRC frequency as VDD changes.

# PIC18F87J10 FAMILY

**FIGURE 27-21: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING**




Note: Refer to Figure 27-3 for load conditions.

**TABLE 27-24: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS**

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	—	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	—	20	ns	

**FIGURE 27-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING**



Note: Refer to Figure 27-3 for load conditions.

**TABLE 27-25: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS**

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before CKx ↓ (DTx hold time)	10	—	ns	
126	TCKL2DTL	Data Hold after CKx ↓ (DTx hold time)	15	—	ns	

# PIC18F87J10 FAMILY

## INDEX

### A

A/D .....	261
A/D Converter Interrupt, Configuring .....	265
Acquisition Requirements .....	266
ADCAL Bit .....	269
ADCON0 Register .....	261
ADCON1 Register .....	261
ADCON2 Register .....	261
ADRESH Register .....	261, 264
ADRESL Register .....	261
Analog Port Pins .....	148
Analog Port Pins, Configuring .....	267
Associated Registers .....	269
Automatic Acquisition Time .....	267
Calculating the Minimum Required	
Acquisition Time .....	266
Calibration .....	269
Configuring the Module .....	265
Conversion Clock (TAD) .....	267
Conversion Requirements .....	383
Conversion Status (GO/DONE Bit) .....	264
Conversions .....	268
Converter Characteristics .....	382
Operation in Power-Managed Modes .....	269
Special Event Trigger (ECCP) .....	180, 268
Use of the ECCP2 Trigger .....	268
Absolute Maximum Ratings .....	347
AC (Timing) Characteristics .....	362
Load Conditions for Device Timing	
Specifications .....	363
Parameter Symbology .....	362
Temperature and Voltage Specifications .....	363
Timing Conditions .....	363
ACKSTAT .....	229
ACKSTAT Status Flag .....	229
ADCAL Bit .....	269
ADCON0 Register .....	261
GO/DONE Bit .....	264
ADCON1 Register .....	261
ADCON2 Register .....	261
ADDFSR .....	336
ADDLW .....	299
ADDULNK .....	336
ADDWF .....	299
ADDWFC .....	300
ADRESH Register .....	261
ADRESL Register .....	261, 264
Analog-to-Digital Converter. See A/D. ....	
ANDLW .....	300
ANDWF .....	301
Assembler	
MPASM Assembler .....	344
Auto-Wake-up on Sync Break Character .....	252

### B

Basic Connection Requirements .....	27
Baud Rate Generator .....	225
BC .....	301
BCF .....	302
BF .....	229
BF Status Flag .....	229

### Block Diagrams

16-Bit Byte Select Mode .....	101
16-Bit Byte Write Mode .....	99
16-Bit Word Write Mode .....	100
8-Bit Multiplexed Modes .....	103
A/D .....	264
Analog Input Model .....	265
Baud Rate Generator .....	225
Capture Mode Operation .....	171
Comparator Analog Input Model .....	275
Comparator I/O Operating Modes .....	272
Comparator Output .....	274
Comparator Voltage Reference .....	278
Comparator Voltage Reference Output	
Buffer Example .....	279
Compare Mode Operation .....	172
Connections for On-Chip Voltage Regulator .....	288
Device Clock .....	34
Enhanced PWM Simplified .....	181
EUSART Receive .....	251
EUSART Transmit .....	249
External Power-on Reset Circuit	
(Slow VDD Power-up) .....	49
Fail-Safe Clock Monitor .....	290
Generic I/O Port Operation .....	125
Interrupt Logic .....	110
MSSP (I <sup>2</sup> C Master Mode) .....	223
MSSP (I <sup>2</sup> C Mode) .....	203
MSSP (SPI Mode) .....	193
On-Chip Reset Circuit .....	47
PIC18F6XJ10/6XJ15 .....	8
PIC18F8XJ10/8XJ15 .....	9
PLL .....	33
PORTD and PORTE (Parallel Slave Port) .....	148
PWM Operation (Simplified) .....	174
Reads from Flash Program Memory .....	89
Recommended Minimum Connections .....	27
Single Comparator .....	273
Table Read Operation .....	85
Table Write Operation .....	86
Table Writes to Flash Program Memory .....	91
Timer0 in 16-Bit Mode .....	152
Timer0 in 8-Bit Mode .....	152
Timer1 .....	156
Timer1 (16-Bit Read/Write Mode) .....	156
Timer2 .....	162
Timer3 .....	164
Timer3 (16-Bit Read/Write Mode) .....	164
Timer4 .....	168
Watchdog Timer .....	287
BN .....	302
BNC .....	303
BNN .....	303
BNOV .....	304
BNZ .....	304
BOR. See Brown-out Reset.	
BOV .....	307
BRA .....	305
Break Character (12-Bit) Transmit and Receive .....	254
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR) .....	49
and On-Chip Voltage Regulator .....	288
Detecting .....	49

# PIC18F87J10 FAMILY

PORTD	
Associated Registers	136
LATD Register	134
PORTD Register	134
TRISD Register	134
PORTE	
Analog Port Pins	148
Associated Registers	139
LATE Register	137
PORTE Register	137
PSP Mode Select (PSPMODE Bit)	148
RE0/RD Pin	148
RE1/WR Pin	148
RE2/CS Pin	148
TRISE Register	137
PORTF	
Associated Registers	141
LATF Register	140
PORTF Register	140
TRISF Register	140
PORTG	
Associated Registers	143
LATG Register	142
PORTG Register	142
TRISG Register	142
PORTH	
Associated Registers	145
LATH Register	144
PORTH Register	144
TRISH Register	144
PORTJ	
Associated Registers	147
LATJ Register	146
PORTJ Register	146
TRISJ Register	146
Power-Managed Modes	39
and EUSART Operation	243
and SPI Operation	201
Clock Transitions and Status Indicators	40
Entering	39
Exiting Idle and Sleep Modes	45
By Interrupt	45
By Reset	45
By WDT Time-out	45
Without an Oscillator Start-up Delay	45
Idle Modes	43
PRI_IDLE	44
RC_IDLE	45
SEC_IDLE	44
Multiple Sleep Commands	40
Run Modes	40
PRI_RUN	40
RC_RUN	42
SEC_RUN	40
Selecting	39
Sleep Mode	43
Summary (table)	39
Power-on Reset (POR)	49
Power-up Delays	37
Power-up Timer (PWRT)	37, 50
Time-out Sequence	50
Prescaler	
Timer2	182
Prescaler, Timer0	153
Prescaler, Timer2 (Timer4)	175
PRI_IDLE Mode	44
PRI_RUN Mode	40
Program Counter	63
PCL, PCH and PCU Registers	63
PCLATH and PCLATU Registers	63
Program Memory	
Extended Instruction Set	81
Flash Configuration Words	60
Hard Memory Vectors	60
Instructions	67
Two-Word	67
Interrupt Vector	60
Look-up Tables	65
Memory Maps	59
Hard Vectors and Configuration Words	60
Modes	
Extended Microcontroller	61
Extended Microcontroller (Address Shifting)	62
Memory Access (table)	62
Microcontroller	61
Modes (PIC18F8XJ10/8XJ15)	61
Reset Vector	60
Program Verification and Code Protection	292
Programming, Device Instructions	293
PSP. See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP Module)	
and PWM (ECCP Module).	
PUSH	322
PUSH and POP Instructions	64
PUSHL	338
PWM (CCP Module)	
Associated Registers	176
Duty Cycle	174
Example Frequencies/Resolutions	175
Operation Setup	175
Period	174
PR2/PR4 Registers	174
TMR2 (TMR4) to PR2 (PR4) Match	174
TMR2 to PR2 Match	181
TMR4 to PR4 Match	167
PWM (ECCP Module)	181
CCPR1H:CCPR1L Registers	181
Direction Change in Full-Bridge Output Mode	186
Duty Cycle	182
Effects of a Reset	191
Enhanced PWM Auto-Shutdown	188
Example Frequencies/Resolutions	182
Full-Bridge Application Example	186
Full-Bridge Mode	185
Half-Bridge Mode	184
Half-Bridge Output Mode Applications Example	184
Output Configurations	182
Output Relationships (Active-High)	183
Output Relationships (Active-Low)	183
Period	181
Programmable Dead-Band Delay	188
Setup for PWM Operation	191
Start-up Considerations	189
Q	
Q Clock	175, 182
R	
RAM. See Data Memory.	
RC_IDLE Mode	45
RC_RUN Mode	42
RCALL	323

SSPOV Status Flag .....	229	Timer4 .....	167
SSPxSTAT Register		Associated Registers .....	168
R/W Bit .....	209, 211	MSSP Clock Shift .....	168
SSx .....	193	Operation .....	167
Stack Full/Underflow Resets .....	65	Postscaler. <i>See</i> Postscaler, Timer4.	
SUBFSR .....	339	PR4 Register .....	167
SUBFWB .....	328	Prescaler. <i>See</i> Prescaler, Timer4.	
SUBLW .....	329	TMR4 Register .....	167
SUBLNK .....	339	TMR4 to PR4 Match Interrupt .....	167, 168
SUBWF .....	329	Timing Diagrams	
SUBWFB .....	330	A/D Conversion .....	382
SWAPF .....	330	Asynchronous Reception .....	252
<b>T</b>		Asynchronous Transmission .....	250
Table Pointer Operations (table) .....	88	Asynchronous Transmission (Back to Back) .....	250
Table Reads/Table Writes .....	65	Automatic Baud Rate Calculation .....	248
TBLRD .....	331	Auto-Wake-up Bit (WUE) During	
TBLWT .....	332	Normal Operation .....	253
Timer0 .....	151	Auto-Wake-up Bit (WUE) During Sleep .....	253
Associated Registers .....	153	Baud Rate Generator with Clock Arbitration .....	226
Operation .....	152	BRG Overflow Sequence .....	248
Overflow Interrupt .....	153	BRG Reset Due to SDAx Arbitration During	
Prescaler .....	153	Start Condition .....	235
Switching Assignment .....	153	Bus Collision During a Repeated Start	
Prescaler Assignment (PSA Bit) .....	153	Condition (Case 1) .....	236
Prescaler Select (T0PS2:T0PS0 Bits) .....	153	Bus Collision During a Repeated Start	
Prescaler. <i>See</i> Prescaler, Timer0.		Condition (Case 2) .....	236
Reads and Writes in 16-Bit Mode .....	152	Bus Collision During a Start Condition	
Source Edge Select (T0SE Bit) .....	152	(SCL <sub>x</sub> = 0) .....	235
Source Select (T0CS Bit) .....	152	Bus Collision During a Stop	
Timer1 .....	155	Condition (Case 1) .....	237
16-Bit Read/Write Mode .....	157	Bus Collision During a Stop	
Associated Registers .....	159	Condition (Case 2) .....	237
Interrupt .....	158	Bus Collision During Start Condition	
Low-Power Option .....	157	(SDA <sub>x</sub> Only) .....	234
Operation .....	156	Bus Collision for Transmit and Acknowledge .....	233
Oscillator .....	155, 157	Capture/Compare/PWM (Including	
Layout Considerations .....	158	ECCP Modules) .....	372
Oscillator, as Secondary Clock .....	34	CLKO and I/O .....	366
Overflow Interrupt .....	155	Clock Synchronization .....	219
Resetting, Using the ECCP		Clock/Instruction Cycle .....	66
Special Event Trigger .....	158	EUSART Synchronous Receive	
Special Event Trigger (ECCP) .....	180	(Master/Slave) .....	381
TMR1H Register .....	155	EUSART Synchronous Transmission	
TMR1L Register .....	155	(Master/Slave) .....	381
Use as a Clock Source .....	157	Example SPI Master Mode (CKE = 0) .....	373
Use as a Real-Time Clock .....	158	Example SPI Master Mode (CKE = 1) .....	374
Timer2 .....	161	Example SPI Slave Mode (CKE = 0) .....	375
Associated Registers .....	162	Example SPI Slave Mode (CKE = 1) .....	376
Interrupt .....	162	External Clock (All Modes Except PLL) .....	364
Operation .....	161	External Memory Bus for Sleep	
Output .....	162	(Extended Microcontroller Mode) .....	102, 104
PR2 Register .....	181	External Memory Bus for TBLRD	
TMR2 to PR2 Match Interrupt .....	181	(Extended Microcontroller Mode) .....	102, 104
Timer3 .....	163	Fail-Safe Clock Monitor .....	291
16-Bit Read/Write Mode .....	165	First Start Bit Timing .....	227
Associated Registers .....	165	Full-Bridge PWM Output .....	185
Operation .....	164	Half-Bridge PWM Output .....	184
Oscillator .....	163, 165	I <sup>2</sup> C Acknowledge Sequence .....	232
Overflow Interrupt .....	163, 165	I <sup>2</sup> C Bus Data .....	377
Special Event Trigger (ECCP) .....	165	I <sup>2</sup> C Bus Start/Stop Bits .....	377
TMR3H Register .....	163	I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission) .....	230
TMR3L Register .....	163	I <sup>2</sup> C Master Mode (7-Bit Reception) .....	231